{"id":"https://openalex.org/W2044923709","doi":"https://doi.org/10.1007/s00034-014-9917-z","title":"A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic","display_name":"A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic","publication_year":2014,"publication_date":"2014-10-27","ids":{"openalex":"https://openalex.org/W2044923709","doi":"https://doi.org/10.1007/s00034-014-9917-z","mag":"2044923709"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-014-9917-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-014-9917-z","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100434563","display_name":"Zhao Wang","orcid":"https://orcid.org/0000-0003-1811-2329"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhao Wang","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, 75080, USA","The University of Texas at Dallas, Richardson, USA 75080"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, 75080, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, USA 75080","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078238386","display_name":"He Xiao","orcid":"https://orcid.org/0000-0002-6059-1311"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiao He","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, 75080, USA","The University of Texas at Dallas, Richardson, USA 75080"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, 75080, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, USA 75080","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, 75080, USA","The University of Texas at Dallas, Richardson, USA 75080"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, 75080, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, USA 75080","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100434563"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":1.0634,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80487594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"34","issue":"5","first_page":"1431","last_page":"1459"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6657536029815674},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6639326214790344},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6580156683921814},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6243682503700256},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.573317289352417},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5697492957115173},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5567278861999512},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5249381065368652},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4821071922779083},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47896674275398254},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4294569492340088},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23885992169380188},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22353926301002502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21807849407196045},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14769631624221802},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14378154277801514},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07975390553474426},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06966540217399597}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6657536029815674},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6639326214790344},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6580156683921814},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6243682503700256},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.573317289352417},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5697492957115173},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5567278861999512},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5249381065368652},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4821071922779083},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47896674275398254},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4294569492340088},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23885992169380188},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22353926301002502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21807849407196045},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14769631624221802},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14378154277801514},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07975390553474426},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06966540217399597},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-014-9917-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-014-9917-z","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W196877078","https://openalex.org/W566978853","https://openalex.org/W1500359059","https://openalex.org/W1512610407","https://openalex.org/W1583778827","https://openalex.org/W1823546379","https://openalex.org/W1983849809","https://openalex.org/W1998380797","https://openalex.org/W2027784276","https://openalex.org/W2092892712","https://openalex.org/W2104105510","https://openalex.org/W2105524902","https://openalex.org/W2108924079","https://openalex.org/W2120733705","https://openalex.org/W2126251049","https://openalex.org/W2134829921","https://openalex.org/W2141718959","https://openalex.org/W2150872535","https://openalex.org/W2153566178","https://openalex.org/W2160160584","https://openalex.org/W2161331676","https://openalex.org/W2163613477","https://openalex.org/W2168281491","https://openalex.org/W2178247634","https://openalex.org/W2288467414","https://openalex.org/W2487142227","https://openalex.org/W3103339143","https://openalex.org/W4231905827","https://openalex.org/W4254521933","https://openalex.org/W6600062020"],"related_works":["https://openalex.org/W1994756251","https://openalex.org/W2080129643","https://openalex.org/W2125414987","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W2165341302","https://openalex.org/W2337636225","https://openalex.org/W4236748610","https://openalex.org/W2364544765","https://openalex.org/W4212803501"],"abstract_inverted_index":null,"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2025-10-10T00:00:00"}