{"id":"https://openalex.org/W2913870423","doi":"https://doi.org/10.1007/978-981-13-5950-7_5","title":"Design of High Speed 5:2 and 7:2 Compressor Using Nanomagnetic Logic","display_name":"Design of High Speed 5:2 and 7:2 Compressor Using Nanomagnetic Logic","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2913870423","doi":"https://doi.org/10.1007/978-981-13-5950-7_5","mag":"2913870423"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-13-5950-7_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_5","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102186934","display_name":"Shantanu Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shantanu Agarwal","raw_affiliation_strings":["Vellore Institute of Technology, Vellore, Tamilnadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology, Vellore, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028258971","display_name":"G. Harish","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Harish","raw_affiliation_strings":["Vellore Institute of Technology, Vellore, Tamilnadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology, Vellore, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086229156","display_name":"S. Balamurugan","orcid":"https://orcid.org/0000-0002-3947-3628"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Balamurugan","raw_affiliation_strings":["Vellore Institute of Technology, Vellore, Tamilnadu, India"],"raw_orcid":"https://orcid.org/0000-0002-7805-8830","affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology, Vellore, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038606897","display_name":"R. Marimuthu","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Marimuthu","raw_affiliation_strings":["Vellore Institute of Technology, Vellore, Tamilnadu, India"],"raw_orcid":"https://orcid.org/0000-0001-5021-7054","affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology, Vellore, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102186934"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":3.7127,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.91902952,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.682044506072998},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5420315265655518},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.541856586933136},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5308189392089844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4947895407676697},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.49130335450172424},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4855937361717224},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4746861159801483},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4664691388607025},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4343971014022827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39951419830322266},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.366910457611084},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3225139081478119},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2447323203086853},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.14735424518585205},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.11381202936172485}],"concepts":[{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.682044506072998},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5420315265655518},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.541856586933136},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5308189392089844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4947895407676697},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.49130335450172424},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4855937361717224},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4746861159801483},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4664691388607025},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4343971014022827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39951419830322266},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.366910457611084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3225139081478119},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2447323203086853},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.14735424518585205},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.11381202936172485}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-13-5950-7_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_5","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1993937043","https://openalex.org/W1997071892","https://openalex.org/W2036887642","https://openalex.org/W2052847767","https://openalex.org/W2053895642","https://openalex.org/W2059448806","https://openalex.org/W2080267935","https://openalex.org/W2140975144","https://openalex.org/W2146736998","https://openalex.org/W2150210181","https://openalex.org/W2562284820","https://openalex.org/W2724925066","https://openalex.org/W2757599020","https://openalex.org/W2963771263","https://openalex.org/W3105967811"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2356714888","https://openalex.org/W2066280488","https://openalex.org/W1977171228","https://openalex.org/W4321637079","https://openalex.org/W2160684472","https://openalex.org/W1987454796"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}