{"id":"https://openalex.org/W2912197490","doi":"https://doi.org/10.1007/978-981-13-5950-7_46","title":"A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design","display_name":"A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2912197490","doi":"https://doi.org/10.1007/978-981-13-5950-7_46","mag":"2912197490"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-13-5950-7_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_46","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036483744","display_name":"Vishal Sharma","orcid":"https://orcid.org/0000-0003-2618-0655"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vishal Sharma","raw_affiliation_strings":["Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":"https://orcid.org/0000-0003-2618-0655","affiliations":[{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091697883","display_name":"Pranshu Bisht","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pranshu Bisht","raw_affiliation_strings":["Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062474374","display_name":"Abhishek Dalal","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Dalal","raw_affiliation_strings":["Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048924732","display_name":"Shailesh Singh Chouhan","orcid":"https://orcid.org/0000-0002-6055-3198"},"institutions":[{"id":"https://openalex.org/I190632392","display_name":"Lule\u00e5 University of Technology","ror":"https://ror.org/016st3p78","country_code":"SE","type":"education","lineage":["https://openalex.org/I190632392"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Shailesh Singh Chouhan","raw_affiliation_strings":["EISLAB, Department of Computer Science, Electrical and Space Engineering, Lulea University of Technology, Lulea, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EISLAB, Department of Computer Science, Electrical and Space Engineering, Lulea University of Technology, Lulea, Sweden","institution_ids":["https://openalex.org/I190632392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024890694","display_name":"H. S. Jattana","orcid":null},"institutions":[{"id":"https://openalex.org/I3148377317","display_name":"Department of Space","ror":"https://ror.org/000kjq947","country_code":"IN","type":"government","lineage":["https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H. S. Jattana","raw_affiliation_strings":["SCL Mohali, Department of Space, Govt. of India, Ajitgarh, Punjab, India","SCL Mohali, Department of Space, Govt. of India, Ajitgarh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SCL Mohali, Department of Space, Govt. of India, Ajitgarh, Punjab, India","institution_ids":["https://openalex.org/I3148377317"]},{"raw_affiliation_string":"SCL Mohali, Department of Space, Govt. of India, Ajitgarh, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068792760","display_name":"Santosh Kumar Vishvakarma","orcid":"https://orcid.org/0000-0003-4223-0077"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Kumar Vishvakarma","raw_affiliation_strings":["Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, 453552, M.P., India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Nanoscale Devices, VLSI Circuit and System Design Lab, Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036483744"],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":0.7425,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61200429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"551","last_page":"564"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7457249164581299},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7397509813308716},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7214596271514893},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6132426261901855},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5791958570480347},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5595173239707947},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4859982430934906},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4291524887084961},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3548949658870697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35047394037246704},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31598103046417236},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2904224395751953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19214007258415222},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12389400601387024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10035631060600281}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7457249164581299},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7397509813308716},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7214596271514893},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6132426261901855},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5791958570480347},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5595173239707947},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4859982430934906},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4291524887084961},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3548949658870697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35047394037246704},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31598103046417236},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2904224395751953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19214007258415222},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12389400601387024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10035631060600281},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-13-5950-7_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_46","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1543643719","https://openalex.org/W1980902765","https://openalex.org/W1985746862","https://openalex.org/W2002612140","https://openalex.org/W2009625811","https://openalex.org/W2013406643","https://openalex.org/W2036742943","https://openalex.org/W2069909337","https://openalex.org/W2080441840","https://openalex.org/W2105175332","https://openalex.org/W2106339466","https://openalex.org/W2134884071","https://openalex.org/W2153751624","https://openalex.org/W2164330002","https://openalex.org/W2326541585","https://openalex.org/W2539296722","https://openalex.org/W2544676522","https://openalex.org/W2547958591","https://openalex.org/W2767653459","https://openalex.org/W2789313053","https://openalex.org/W2793929663","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W1901012776","https://openalex.org/W2148897840","https://openalex.org/W2110991008","https://openalex.org/W2333533828","https://openalex.org/W2061536619","https://openalex.org/W2149051075","https://openalex.org/W2394408226","https://openalex.org/W2141072664"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}