{"id":"https://openalex.org/W2912134426","doi":"https://doi.org/10.1007/978-981-13-5950-7_27","title":"Optimization of Test Wrapper Length for TSV Based 3D SOCs Using a Heuristic Approach","display_name":"Optimization of Test Wrapper Length for TSV Based 3D SOCs Using a Heuristic Approach","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2912134426","doi":"https://doi.org/10.1007/978-981-13-5950-7_27","mag":"2912134426"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-13-5950-7_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_27","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004506417","display_name":"Tanusree Kaibartta","orcid":"https://orcid.org/0000-0001-5115-5350"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tanusree Kaibartta","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT (ISM) Dhanbad, Jharkhand, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT (ISM) Dhanbad, Jharkhand, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Department of Computer Science and Engineering, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004506417"],"corresponding_institution_ids":["https://openalex.org/I189109744"],"apc_list":null,"apc_paid":null,"fwci":0.5781,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57654432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7255969643592834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6358926296234131},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5583006739616394},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5068607926368713},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49313777685165405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4569367468357086},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44046691060066223},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40315717458724976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3704044222831726},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07425704598426819},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06850460171699524}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7255969643592834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6358926296234131},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5583006739616394},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5068607926368713},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49313777685165405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4569367468357086},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44046691060066223},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40315717458724976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3704044222831726},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07425704598426819},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06850460171699524}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-13-5950-7_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-13-5950-7_27","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1977873933","https://openalex.org/W2016460235","https://openalex.org/W2074730724","https://openalex.org/W2081828624","https://openalex.org/W2103022917","https://openalex.org/W2165642910","https://openalex.org/W2511596983","https://openalex.org/W2538848679"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1668171714","https://openalex.org/W2018755015","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}