{"id":"https://openalex.org/W2776017533","doi":"https://doi.org/10.1007/978-981-10-7470-7_30","title":"Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization","display_name":"Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2776017533","doi":"https://doi.org/10.1007/978-981-10-7470-7_30","mag":"2776017533"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-10-7470-7_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-10-7470-7_30","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066732797","display_name":"Sumanth Gudaparthi","orcid":"https://orcid.org/0000-0002-5008-9870"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumanth Gudaparthi","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology (IIIT) Hyderabad, Hyderabad, 500032, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology (IIIT) Hyderabad, Hyderabad, 500032, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033933825","display_name":"Rahul Shrestha","orcid":"https://orcid.org/0000-0003-2224-0892"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Shrestha","raw_affiliation_strings":["School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, 175005, Himachal Pradesh, India"],"affiliations":[{"raw_affiliation_string":"School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, 175005, Himachal Pradesh, India","institution_ids":["https://openalex.org/I9579091"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033933825"],"corresponding_institution_ids":["https://openalex.org/I9579091"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24295191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9527604579925537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7864135503768921},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6878474950790405},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5706811547279358},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4966943860054016},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48975205421447754},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.46212220191955566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44076237082481384},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43778619170188904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39635905623435974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3320017457008362},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3312627673149109},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2047756314277649},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1795215606689453}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9527604579925537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7864135503768921},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6878474950790405},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5706811547279358},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4966943860054016},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48975205421447754},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.46212220191955566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44076237082481384},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43778619170188904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39635905623435974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3320017457008362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3312627673149109},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2047756314277649},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1795215606689453},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-10-7470-7_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-10-7470-7_30","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1989320170","https://openalex.org/W2080732703","https://openalex.org/W2089854225","https://openalex.org/W2112741039","https://openalex.org/W2123190870","https://openalex.org/W2127578285","https://openalex.org/W2145464128","https://openalex.org/W2169749035","https://openalex.org/W4205391132","https://openalex.org/W4248576688","https://openalex.org/W4361735424"],"related_works":["https://openalex.org/W2088203538","https://openalex.org/W2245451942","https://openalex.org/W1580009706","https://openalex.org/W2100504584","https://openalex.org/W2111693251","https://openalex.org/W3034184422","https://openalex.org/W563794549","https://openalex.org/W2123413169","https://openalex.org/W4248763955","https://openalex.org/W2009783759"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}