{"id":"https://openalex.org/W2756984921","doi":"https://doi.org/10.1007/978-981-10-6427-2_38","title":"VHDL Implementation of NOC Architecture for UART Using Round Robin Arbiter","display_name":"VHDL Implementation of NOC Architecture for UART Using Round Robin Arbiter","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2756984921","doi":"https://doi.org/10.1007/978-981-10-6427-2_38","mag":"2756984921"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-10-6427-2_38","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-10-6427-2_38","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060582527","display_name":"Beauti Khataniar","orcid":null},"institutions":[{"id":"https://openalex.org/I265627732","display_name":"National Institute of Technology Manipur","ror":"https://ror.org/00aazk693","country_code":"IN","type":"education","lineage":["https://openalex.org/I265627732"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Beauti Khataniar","raw_affiliation_strings":["Department of ECE, National Institute of Technology Manipur, Manipur, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology Manipur, Manipur, India","institution_ids":["https://openalex.org/I265627732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100682764","display_name":"Manoj Kumar","orcid":"https://orcid.org/0000-0001-9394-0170"},"institutions":[{"id":"https://openalex.org/I265627732","display_name":"National Institute of Technology Manipur","ror":"https://ror.org/00aazk693","country_code":"IN","type":"education","lineage":["https://openalex.org/I265627732"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoj Kumar","raw_affiliation_strings":["Department of ECE, National Institute of Technology Manipur, Manipur, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology Manipur, Manipur, India","institution_ids":["https://openalex.org/I265627732"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060582527"],"corresponding_institution_ids":["https://openalex.org/I265627732"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.18834126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"467","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.994492769241333},{"id":"https://openalex.org/keywords/universal-asynchronous-receiver/transmitter","display_name":"Universal asynchronous receiver/transmitter","score":0.8691397905349731},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7123292684555054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6752305030822754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5714352130889893},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5470994710922241},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4910259246826172},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4663132131099701},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45047909021377563},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4501301646232605},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42452242970466614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4114683270454407},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2063702940940857},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11328524351119995},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09745004773139954}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.994492769241333},{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.8691397905349731},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7123292684555054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6752305030822754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5714352130889893},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5470994710922241},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4910259246826172},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4663132131099701},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45047909021377563},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4501301646232605},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42452242970466614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4114683270454407},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2063702940940857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11328524351119995},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09745004773139954},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-10-6427-2_38","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-10-6427-2_38","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1534085269","https://openalex.org/W1974000123","https://openalex.org/W1995838582","https://openalex.org/W2003197991","https://openalex.org/W2035362250","https://openalex.org/W2048540160","https://openalex.org/W2057953139","https://openalex.org/W2062818728","https://openalex.org/W2069744626","https://openalex.org/W2122428108","https://openalex.org/W2134917170","https://openalex.org/W2168665069","https://openalex.org/W2171547787","https://openalex.org/W2527958550","https://openalex.org/W2557968374","https://openalex.org/W2575806878","https://openalex.org/W3153445147","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2884038052","https://openalex.org/W2135481122","https://openalex.org/W2982348224","https://openalex.org/W3161858668","https://openalex.org/W2756984921","https://openalex.org/W2348145298","https://openalex.org/W1892255185","https://openalex.org/W1999504563","https://openalex.org/W3144288749","https://openalex.org/W2187400911"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}