{"id":"https://openalex.org/W4250379102","doi":"https://doi.org/10.1007/978-94-017-7267-9_30","title":"DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips","display_name":"DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W4250379102","doi":"https://doi.org/10.1007/978-94-017-7267-9_30"},"language":"en","primary_location":{"id":"doi:10.1007/978-94-017-7267-9_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_30","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://handle.uba.uva.nl/personal/pure/en/publications/daedalus-systemlevel-design-methodology-for-streaming-multiprocessor-embedded-systems-on-chips(cbcb4207-e3b2-4b1f-8989-5ad8bb412124).html","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["Leiden University, Niels Bohrweg 1, 2333 CA, Leiden, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden University, Niels Bohrweg 1, 2333 CA, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084046597","display_name":"Andy D. Pimentel","orcid":"https://orcid.org/0000-0002-2043-4469"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Andy Pimentel","raw_affiliation_strings":["University of Amsterdam, Science Park 904, 1098 XH, Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Amsterdam, Science Park 904, 1098 XH, Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084996361","display_name":"Hristo N. Nikolov","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hristo Nikolov","raw_affiliation_strings":["Leiden University, Niels Bohrweg 1, 2333 CA, Leiden, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden University, Niels Bohrweg 1, 2333 CA, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024603788"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":1.5896,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82587065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"983","last_page":"1018"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9337164163589478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7480975389480591},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.675145149230957},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6430362462997437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6243355870246887},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6230848431587219},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.606201171875},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5284160375595093},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5048735737800598},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5022103786468506},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.460552841424942},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44998618960380554},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.432891309261322},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.28672558069229126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20912355184555054},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18724164366722107},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.09302833676338196},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.07840856909751892}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9337164163589478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7480975389480591},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.675145149230957},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6430362462997437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6243355870246887},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6230848431587219},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.606201171875},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5284160375595093},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5048735737800598},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5022103786468506},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.460552841424942},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44998618960380554},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.432891309261322},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28672558069229126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20912355184555054},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18724164366722107},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.09302833676338196},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.07840856909751892},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1007/978-94-017-7267-9_30","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-94-017-7267-9_30","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Handbook of Hardware/Software Codesign","raw_type":"book-chapter"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/cbcb4207-e3b2-4b1f-8989-5ad8bb412124","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/daedalus-systemlevel-design-methodology-for-streaming-multiprocessor-embedded-systems-on-chips(cbcb4207-e3b2-4b1f-8989-5ad8bb412124).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Stefanov, T, Pimentel, A & Nikolov, H 2017, DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips. in S Ha & J Teich (eds), Handbook of Hardware/Software Codesign. Dordrecht, pp. 983-1018. https://doi.org/10.1007/978-94-017-7267-9_30","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:dare.uva.nl:publications/cbcb4207-e3b2-4b1f-8989-5ad8bb412124","is_oa":true,"landing_page_url":"http://hdl.handle.net/11245.1/cbcb4207-e3b2-4b1f-8989-5ad8bb412124","pdf_url":"https://pure.uva.nl/ws/files/21079046/DAEDALUS.pdf","source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Stefanov, T, Pimentel, A & Nikolov, H 2017, DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips. in S Ha & J Teich (eds), Handbook of Hardware/Software Codesign. Dordrecht, pp. 983-1018. https://doi.org/10.1007/978-94-017-7267-9_30","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:uvapub:oai:dare.uva.nl:publications/cbcb4207-e3b2-4b1f-8989-5ad8bb412124","is_oa":true,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/daedalus-systemlevel-design-methodology-for-streaming-multiprocessor-embedded-systems-on-chips(cbcb4207-e3b2-4b1f-8989-5ad8bb412124).html","pdf_url":"https://dare.uva.nl/personal/pure/en/publications/daedalus-systemlevel-design-methodology-for-streaming-multiprocessor-embedded-systems-on-chips(cbcb4207-e3b2-4b1f-8989-5ad8bb412124).html","source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Handbook of Hardware/Software Codesign, 983 - 1018","raw_type":"info:eu-repo/semantics/bookpart"}],"best_oa_location":{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/cbcb4207-e3b2-4b1f-8989-5ad8bb412124","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/daedalus-systemlevel-design-methodology-for-streaming-multiprocessor-embedded-systems-on-chips(cbcb4207-e3b2-4b1f-8989-5ad8bb412124).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Stefanov, T, Pimentel, A & Nikolov, H 2017, DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips. in S Ha & J Teich (eds), Handbook of Hardware/Software Codesign. Dordrecht, pp. 983-1018. https://doi.org/10.1007/978-94-017-7267-9_30","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1492631919","https://openalex.org/W1504751168","https://openalex.org/W1649645444","https://openalex.org/W1974386461","https://openalex.org/W1974498906","https://openalex.org/W1975874136","https://openalex.org/W2018350985","https://openalex.org/W2032391783","https://openalex.org/W2041943005","https://openalex.org/W2061609580","https://openalex.org/W2065677538","https://openalex.org/W2092112488","https://openalex.org/W2095941979","https://openalex.org/W2101631461","https://openalex.org/W2103676674","https://openalex.org/W2105278657","https://openalex.org/W2108662993","https://openalex.org/W2111413831","https://openalex.org/W2119355229","https://openalex.org/W2131670445","https://openalex.org/W2141480229","https://openalex.org/W2148883119","https://openalex.org/W2151415616","https://openalex.org/W2151676061","https://openalex.org/W2158149088","https://openalex.org/W2168321554","https://openalex.org/W2168858331","https://openalex.org/W2340604309","https://openalex.org/W4214557440","https://openalex.org/W4233568753","https://openalex.org/W4243322061"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2576551918","https://openalex.org/W1996984607","https://openalex.org/W2975035977","https://openalex.org/W2548514518","https://openalex.org/W2159088510","https://openalex.org/W2170029576","https://openalex.org/W2059569687","https://openalex.org/W2617295311","https://openalex.org/W4250379102"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-17T09:09:15.849793","created_date":"2025-10-10T00:00:00"}