{"id":"https://openalex.org/W2224940450","doi":"https://doi.org/10.1007/978-3-642-42024-5_34","title":"Automatic Test Bench Generation and Connection in Modern Verification Environments: Methodology and Tool","display_name":"Automatic Test Bench Generation and Connection in Modern Verification Environments: Methodology and Tool","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2224940450","doi":"https://doi.org/10.1007/978-3-642-42024-5_34","mag":"2224940450"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-642-42024-5_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-42024-5_34","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070013777","display_name":"Rohit Srivastava","orcid":"https://orcid.org/0000-0002-9957-8499"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rohit Srivastava","raw_affiliation_strings":["Freescale Semiconductor Pvt Ltd., India"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Pvt Ltd., India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007135458","display_name":"Gaurav Gupta","orcid":"https://orcid.org/0000-0003-0607-4994"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gaurav Gupta","raw_affiliation_strings":["Freescale Semiconductor Pvt Ltd., India"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Pvt Ltd., India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044783697","display_name":"Sarvesh Patankar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sarvesh Patankar","raw_affiliation_strings":["Freescale Semiconductor Pvt Ltd., India"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Pvt Ltd., India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071512861","display_name":"Nandini Mudgil","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nandini Mudgil","raw_affiliation_strings":["Freescale Semiconductor Pvt Ltd., India"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Pvt Ltd., India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070013777"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24767081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878004908561707},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6449875831604004},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6323974132537842},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6000791788101196},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5566850900650024},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5518975853919983},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5312053561210632},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.4855498969554901},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.48503655195236206},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.46869349479675293},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.45899584889411926},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.44450685381889343},{"id":"https://openalex.org/keywords/test-bench","display_name":"Test bench","score":0.418001651763916},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.36263567209243774},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3338089883327484},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32388362288475037},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25611311197280884},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.16684651374816895},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1546638011932373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14110681414604187},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0936063826084137}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878004908561707},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6449875831604004},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6323974132537842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6000791788101196},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5566850900650024},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5518975853919983},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5312053561210632},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.4855498969554901},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.48503655195236206},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.46869349479675293},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.45899584889411926},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.44450685381889343},{"id":"https://openalex.org/C2776266606","wikidata":"https://www.wikidata.org/wiki/Q476482","display_name":"Test bench","level":2,"score":0.418001651763916},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.36263567209243774},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3338089883327484},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32388362288475037},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25611311197280884},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.16684651374816895},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1546638011932373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14110681414604187},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0936063826084137},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-642-42024-5_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-642-42024-5_34","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2116517177","https://openalex.org/W2553621330","https://openalex.org/W4232969914"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2896754674","https://openalex.org/W2890757532","https://openalex.org/W2155173652","https://openalex.org/W1837928792","https://openalex.org/W2116002481","https://openalex.org/W1585773602","https://openalex.org/W176551009","https://openalex.org/W2185653804","https://openalex.org/W2770000825"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}