{"id":"https://openalex.org/W2139768739","doi":"https://doi.org/10.1007/978-3-540-69338-3_10","title":"Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches","display_name":"Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2139768739","doi":"https://doi.org/10.1007/978-3-540-69338-3_10","mag":"2139768739"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-69338-3_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69338-3_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/97167","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102940391","display_name":"Sonia Mart\u00edn L\u00f3pez","orcid":"https://orcid.org/0000-0002-4308-5572"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Sonia L\u00f3pez","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113685821","display_name":"S. Dropsho","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Steve Dropsho","raw_affiliation_strings":["School of Computer and Communication Science, EPFL, Switzerland"],"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Science, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009386140","display_name":"David H. Albonesi","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David H. Albonesi","raw_affiliation_strings":["Computer Systems Laboratory, Cornell University, USA","Computer Systems Laboratory, Cornell University#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Computer Systems Laboratory, Cornell University#TAB#","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022352568","display_name":"\u00d3scar Garnica","orcid":"https://orcid.org/0000-0001-5064-2587"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oscar Garnica","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106083841","display_name":"Juan Lanchares","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Lanchares","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Automatica, U. Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102940391"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":4.4917,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.95167286,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8475242853164673},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7298306822776794},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7101505398750305},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6665247678756714},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.561355710029602},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.499147891998291},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4933883249759674},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4898814558982849},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.48904070258140564},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4497430920600891},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4405684471130371},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.417441725730896},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27683427929878235},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11437332630157471}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8475242853164673},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7298306822776794},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7101505398750305},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6665247678756714},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.561355710029602},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.499147891998291},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4933883249759674},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4898814558982849},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.48904070258140564},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4497430920600891},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4405684471130371},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.417441725730896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27683427929878235},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11437332630157471}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/978-3-540-69338-3_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-69338-3_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.93.4397","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.93.4397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csl.cornell.edu/~albonesi/research/papers/hipeac07.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:97167","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/97167","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:97167","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/97167","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1934130410","https://openalex.org/W2032094184","https://openalex.org/W2101308451","https://openalex.org/W2108730429","https://openalex.org/W2112505501","https://openalex.org/W2118532220","https://openalex.org/W2120230074","https://openalex.org/W2129763083","https://openalex.org/W2131308327","https://openalex.org/W2132269288","https://openalex.org/W2132700530","https://openalex.org/W2133393645","https://openalex.org/W2134812140","https://openalex.org/W2140057257","https://openalex.org/W2150073849","https://openalex.org/W2154702295","https://openalex.org/W2164490311","https://openalex.org/W2167540744"],"related_works":["https://openalex.org/W2294358097","https://openalex.org/W2482815832","https://openalex.org/W3149034384","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W2097410296","https://openalex.org/W1547865754","https://openalex.org/W2578331457","https://openalex.org/W4238392246","https://openalex.org/W2133675875"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}