{"id":"https://openalex.org/W1512750714","doi":"https://doi.org/10.1007/978-3-540-24709-8_28","title":"Parallel Testing Method by Partitioning Circuit Based on the Exhaustive Test","display_name":"Parallel Testing Method by Partitioning Circuit Based on the Exhaustive Test","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1512750714","doi":"https://doi.org/10.1007/978-3-540-24709-8_28","mag":"1512750714"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-540-24709-8_28","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-24709-8_28","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043166343","display_name":"Wu Woan Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I71007489","display_name":"Kyungnam University","ror":"https://ror.org/037pkxm09","country_code":"KR","type":"education","lineage":["https://openalex.org/I71007489"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Wu Woan Kim","raw_affiliation_strings":["Division of Information and Communication Engineering, Kyungnam University, Masan, South Korea"],"affiliations":[{"raw_affiliation_string":"Division of Information and Communication Engineering, Kyungnam University, Masan, South Korea","institution_ids":["https://openalex.org/I71007489"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043166343"],"corresponding_institution_ids":["https://openalex.org/I71007489"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4105,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56172249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8491706848144531},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5730410814285278},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5691044330596924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5579196214675903},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49442005157470703},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3381693363189697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.22184714674949646},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13034796714782715}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8491706848144531},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5730410814285278},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5691044330596924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5579196214675903},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49442005157470703},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3381693363189697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.22184714674949646},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13034796714782715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-540-24709-8_28","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-540-24709-8_28","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1480420193","https://openalex.org/W1486263712","https://openalex.org/W1500893261","https://openalex.org/W1554885925","https://openalex.org/W1595174839","https://openalex.org/W1821730155","https://openalex.org/W2043949919","https://openalex.org/W2076646327","https://openalex.org/W2081317592","https://openalex.org/W2115512913","https://openalex.org/W2148195612","https://openalex.org/W2148305343","https://openalex.org/W2157761128","https://openalex.org/W2158102622","https://openalex.org/W2320189025","https://openalex.org/W3000162811","https://openalex.org/W4252890894","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W4254560580","https://openalex.org/W2051487156","https://openalex.org/W2156691306","https://openalex.org/W2127167802","https://openalex.org/W2073681303","https://openalex.org/W2131559056","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2109192674","https://openalex.org/W1600330381"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
