{"id":"https://openalex.org/W219305020","doi":"https://doi.org/10.1007/978-3-319-16214-0_3","title":"Hierarchical Dynamic Power-Gating in FPGAs","display_name":"Hierarchical Dynamic Power-Gating in FPGAs","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W219305020","doi":"https://doi.org/10.1007/978-3-319-16214-0_3","mag":"219305020"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-16214-0_3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-16214-0_3","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101852757","display_name":"Rehan Ahmed","orcid":"https://orcid.org/0000-0002-1808-3954"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Rehan Ahmed","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026434218","display_name":"Peter Hallschmid","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Hallschmid","raw_affiliation_strings":["Blackcomb Design Automation, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Blackcomb Design Automation, Vancouver, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072295871","display_name":"Richard Klukas","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Richard Klukas","raw_affiliation_strings":["The University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101852757"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.5406,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.85724585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8342094421386719},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8209885358810425},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7109627723693848},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6168580651283264},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6129012703895569},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.587009608745575},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5599908828735352},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.44609737396240234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4285171627998352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4143194854259491},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14512315392494202},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12175717949867249},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09455269575119019},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08484768867492676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06658050417900085},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06570905447006226},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0633593201637268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8342094421386719},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8209885358810425},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7109627723693848},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6168580651283264},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6129012703895569},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.587009608745575},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5599908828735352},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.44609737396240234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4285171627998352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4143194854259491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14512315392494202},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12175717949867249},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09455269575119019},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08484768867492676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06658050417900085},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06570905447006226},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0633593201637268},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-319-16214-0_3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-16214-0_3","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1971487398","https://openalex.org/W1977850862","https://openalex.org/W2029663117","https://openalex.org/W2041557219","https://openalex.org/W2053857784","https://openalex.org/W2119060381","https://openalex.org/W2123400059","https://openalex.org/W2156499539","https://openalex.org/W4233718422"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2170666639","https://openalex.org/W2113774150","https://openalex.org/W2384792908","https://openalex.org/W3127845477","https://openalex.org/W2130965751","https://openalex.org/W2945100936","https://openalex.org/W2539473121","https://openalex.org/W1977265645","https://openalex.org/W2106744139"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}