{"id":"https://openalex.org/W147045858","doi":"https://doi.org/10.1007/978-3-319-01418-0_6","title":"A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS","display_name":"A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS","publication_year":2013,"publication_date":"2013-08-14","ids":{"openalex":"https://openalex.org/W147045858","doi":"https://doi.org/10.1007/978-3-319-01418-0_6","mag":"147045858"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-319-01418-0_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-01418-0_6","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100411211","display_name":"Yao Li","orcid":"https://orcid.org/0000-0001-8720-883X"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Yao Li","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086820986","display_name":"Ramy Iskander","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ramy Iskander","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010087950","display_name":"Farakh Javid","orcid":"https://orcid.org/0000-0002-2007-9380"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Farakh Javid","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020645353","display_name":"Marie\u2010Minerve Lou\u00ebrat","orcid":"https://orcid.org/0000-0001-9669-1085"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Minerve Lou\u00ebrat","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100411211"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.4582,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62810559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8679416179656982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7626302242279053},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6432182788848877},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5523833632469177},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5417190194129944},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5335268378257751},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47634175419807434},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.45793935656547546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4258803725242615},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.41693252325057983},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41018974781036377},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39519983530044556},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2952718138694763},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.15116244554519653},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12812009453773499},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12307015061378479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11561962962150574},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.08122226595878601}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8679416179656982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7626302242279053},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6432182788848877},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5523833632469177},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5417190194129944},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5335268378257751},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47634175419807434},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.45793935656547546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4258803725242615},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.41693252325057983},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41018974781036377},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39519983530044556},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2952718138694763},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.15116244554519653},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12812009453773499},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12307015061378479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11561962962150574},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08122226595878601},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/978-3-319-01418-0_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-319-01418-0_6","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-01221603v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01221603","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Models, Methods, and Tools for Complex Chip Design, 265, Springer, pp.89-108, 2014, Lecture Notes in Electrical Engineering, ⟨10.1007/978-3-319-01418-0_6⟩","raw_type":"Book sections"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W136812135","https://openalex.org/W147475332","https://openalex.org/W1501443680","https://openalex.org/W1521095753","https://openalex.org/W1536945048","https://openalex.org/W1541354939","https://openalex.org/W1627423202","https://openalex.org/W1943871830","https://openalex.org/W2001491094","https://openalex.org/W2016176910","https://openalex.org/W2061789898","https://openalex.org/W2079826846","https://openalex.org/W2097066086","https://openalex.org/W2105799861","https://openalex.org/W2110850179","https://openalex.org/W2116235542","https://openalex.org/W2119811841","https://openalex.org/W2128072270","https://openalex.org/W2136042826","https://openalex.org/W2138451888","https://openalex.org/W2159421218","https://openalex.org/W2163835931","https://openalex.org/W2891819607","https://openalex.org/W3145069811","https://openalex.org/W3146847242"],"related_works":["https://openalex.org/W2166358658","https://openalex.org/W2161390130","https://openalex.org/W3172631514","https://openalex.org/W2135756607","https://openalex.org/W3146089259","https://openalex.org/W2204090679","https://openalex.org/W4255789569","https://openalex.org/W2535719568","https://openalex.org/W2056893153","https://openalex.org/W2379784933"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}