{"id":"https://openalex.org/W75546712","doi":"https://doi.org/10.1007/978-1-4419-6460-1_9","title":"Embedded Multicore Systems: Design Challenges and Opportunities","display_name":"Embedded Multicore Systems: Design Challenges and Opportunities","publication_year":2010,"publication_date":"2010-11-09","ids":{"openalex":"https://openalex.org/W75546712","doi":"https://doi.org/10.1007/978-1-4419-6460-1_9","mag":"75546712"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4419-6460-1_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-6460-1_9","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multiprocessor System-on-Chip","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111682363","display_name":"Dac Pham","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dac Pham","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113591675","display_name":"Jim Holt","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jim Holt","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5108338696","display_name":"Sanjay Deshpande","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanjay Deshpande","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5111682363"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.04037267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8539935350418091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6442723274230957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5588788986206055},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5420549511909485},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.533728301525116},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46526622772216797},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.45958414673805237},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4521796703338623},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44398295879364014},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18259426951408386},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.14452525973320007},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08610275387763977}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8539935350418091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6442723274230957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5588788986206055},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5420549511909485},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.533728301525116},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46526622772216797},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.45958414673805237},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4521796703338623},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44398295879364014},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18259426951408386},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.14452525973320007},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08610275387763977},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4419-6460-1_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4419-6460-1_9","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multiprocessor System-on-Chip","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1986378602","https://openalex.org/W1990262300","https://openalex.org/W2011868109","https://openalex.org/W2011900848","https://openalex.org/W2017503457","https://openalex.org/W2032033022","https://openalex.org/W2056702832","https://openalex.org/W2095942479","https://openalex.org/W2121319784","https://openalex.org/W2135052239","https://openalex.org/W2163536899","https://openalex.org/W2611640388","https://openalex.org/W3107656942","https://openalex.org/W3112899817","https://openalex.org/W3148862943"],"related_works":["https://openalex.org/W1508156141","https://openalex.org/W2018912978","https://openalex.org/W2146527276","https://openalex.org/W2128894757","https://openalex.org/W1929345023","https://openalex.org/W2002682434","https://openalex.org/W2163077378","https://openalex.org/W2186019680","https://openalex.org/W2000838316","https://openalex.org/W653689936"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}