{"id":"https://openalex.org/W4414376297","doi":"https://doi.org/10.1007/s41635-025-00168-8","title":"Benchmarking Design Trade-offs in FPGA Implementations of SIMON 64/128 Cipher","display_name":"Benchmarking Design Trade-offs in FPGA Implementations of SIMON 64/128 Cipher","publication_year":2025,"publication_date":"2025-09-20","ids":{"openalex":"https://openalex.org/W4414376297","doi":"https://doi.org/10.1007/s41635-025-00168-8"},"language":"en","primary_location":{"id":"doi:10.1007/s41635-025-00168-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s41635-025-00168-8","pdf_url":null,"source":{"id":"https://openalex.org/S4210175245","display_name":"Journal of Hardware and Systems Security","issn_l":"2509-3428","issn":["2509-3428","2509-3436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Hardware and Systems Security","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043031277","display_name":"W.A.S. Wijesinghe","orcid":null},"institutions":[{"id":"https://openalex.org/I175606534","display_name":"Wayamba University of Sri Lanka","ror":"https://ror.org/043yykt67","country_code":"LK","type":"education","lineage":["https://openalex.org/I175606534"]}],"countries":["LK"],"is_corresponding":true,"raw_author_name":"W. A. Susantha Wijesinghe","raw_affiliation_strings":["Department of Electronics, Wayamba University of Sri Lanka, Kanadulla Mawatha, Kuliyapitiya, 60200, North Western, Sri Lanka"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Wayamba University of Sri Lanka, Kanadulla Mawatha, Kuliyapitiya, 60200, North Western, Sri Lanka","institution_ids":["https://openalex.org/I175606534"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043031277"],"corresponding_institution_ids":["https://openalex.org/I175606534"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13812996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"3-4","first_page":"121","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.7911999821662903},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6015999913215637},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5515999794006348},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5439000129699707},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5224999785423279},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5206999778747559},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.5067999958992004},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4846999943256378},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4722000062465668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015000224113464},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.7911999821662903},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6015999913215637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5737000107765198},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5515999794006348},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5439000129699707},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5224999785423279},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5206999778747559},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.5067999958992004},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4846999943256378},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4722000062465668},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.40139999985694885},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37610000371932983},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35249999165534973},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.3481999933719635},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.3395000100135803},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.3264999985694885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2971000075340271},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.296999990940094},{"id":"https://openalex.org/C60448319","wikidata":"https://www.wikidata.org/wiki/Q154021","display_name":"Block cipher mode of operation","level":2,"score":0.29580000042915344},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.29280000925064087},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.27309998869895935},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.27230000495910645},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.2524999976158142}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s41635-025-00168-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s41635-025-00168-8","pdf_url":null,"source":{"id":"https://openalex.org/S4210175245","display_name":"Journal of Hardware and Systems Security","issn_l":"2509-3428","issn":["2509-3428","2509-3436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Hardware and Systems Security","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1271463297","https://openalex.org/W1470618011","https://openalex.org/W1551131816","https://openalex.org/W1966092481","https://openalex.org/W2041516944","https://openalex.org/W2087928947","https://openalex.org/W2203950797","https://openalex.org/W2604813584","https://openalex.org/W2799886512","https://openalex.org/W2809221442","https://openalex.org/W2898367617","https://openalex.org/W2916812477","https://openalex.org/W2944124981","https://openalex.org/W2945615927","https://openalex.org/W2947881701","https://openalex.org/W2999869260","https://openalex.org/W3023559278","https://openalex.org/W3037811204","https://openalex.org/W3096033756","https://openalex.org/W3108727763","https://openalex.org/W3112669719","https://openalex.org/W3127883531","https://openalex.org/W3216267221","https://openalex.org/W4308483651","https://openalex.org/W4381800776","https://openalex.org/W4394848955","https://openalex.org/W4401210351","https://openalex.org/W4403021885","https://openalex.org/W4403534119"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-02-22T13:39:03.778224","created_date":"2025-10-10T00:00:00"}