{"id":"https://openalex.org/W4410558951","doi":"https://doi.org/10.1007/s13198-025-02800-w","title":"Advanced arithmetic circuits realization using next generation logic gates","display_name":"Advanced arithmetic circuits realization using next generation logic gates","publication_year":2025,"publication_date":"2025-05-21","ids":{"openalex":"https://openalex.org/W4410558951","doi":"https://doi.org/10.1007/s13198-025-02800-w"},"language":"en","primary_location":{"id":"doi:10.1007/s13198-025-02800-w","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s13198-025-02800-w","pdf_url":null,"source":{"id":"https://openalex.org/S40280859","display_name":"International Journal of Systems Assurance Engineering and Management","issn_l":"0975-6809","issn":["0975-6809","0976-4348"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of System Assurance Engineering and Management","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117621102","display_name":"Sreevani Menda","orcid":"https://orcid.org/0000-0002-5049-2985"},"institutions":[{"id":"https://openalex.org/I138535024","display_name":"Aeronautical Development Agency","ror":"https://ror.org/016d6bq56","country_code":"IN","type":"government","lineage":["https://openalex.org/I138535024"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sreevani Menda","raw_affiliation_strings":["Department of Electronics and Communications Engineering,  Institute of Aeronautical Engineering, Dundigal, Hyderabad, 500043, India"],"raw_orcid":"https://orcid.org/0000-0002-5049-2985","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering,  Institute of Aeronautical Engineering, Dundigal, Hyderabad, 500043, India","institution_ids":["https://openalex.org/I138535024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5117621103","display_name":"Sivaji Satrasupalli","orcid":null},"institutions":[{"id":"https://openalex.org/I145286018","display_name":"SRM Institute of Science and Technology","ror":"https://ror.org/050113w36","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sivaji Satrasupalli","raw_affiliation_strings":["Department of Computational Intelligence, School of Computing, Faculty of Engineering and Technology, SRM Institute of Science and Technology, Kattankulathur, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computational Intelligence, School of Computing, Faculty of Engineering and Technology, SRM Institute of Science and Technology, Kattankulathur, Chennai, India","institution_ids":["https://openalex.org/I145286018"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082488732","display_name":"Rajeev Ratna Vallabhuni","orcid":"https://orcid.org/0000-0002-5304-0730"},"institutions":[{"id":"https://openalex.org/I2800471414","display_name":"American Orchid Society","ror":"https://ror.org/040hddc75","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I2800471414"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev Ratna Vallabhuni","raw_affiliation_strings":["Lakeview Loan Servicing, LLC, Coral Gables, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lakeview Loan Servicing, LLC, Coral Gables, FL, USA","institution_ids":["https://openalex.org/I2800471414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072395456","display_name":"S. China Venkateswarlu","orcid":"https://orcid.org/0000-0001-7157-7833"},"institutions":[{"id":"https://openalex.org/I138535024","display_name":"Aeronautical Development Agency","ror":"https://ror.org/016d6bq56","country_code":"IN","type":"government","lineage":["https://openalex.org/I138535024"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. China Venkateswarlu","raw_affiliation_strings":["Department of Electronics and Communications Engineering,  Institute of Aeronautical Engineering, Dundigal, Hyderabad, 500043, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering,  Institute of Aeronautical Engineering, Dundigal, Hyderabad, 500043, India","institution_ids":["https://openalex.org/I138535024"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5117621102"],"corresponding_institution_ids":["https://openalex.org/I138535024"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07801244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"6","first_page":"2078","last_page":"2088"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7197750210762024},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6851176023483276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.497574120759964},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4907165765762329},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4742416739463806},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4653143882751465},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.46488261222839355},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.42917096614837646},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4258498251438141},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41203704476356506},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3877483010292053},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38678720593452454},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3482108414173126},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.26364901661872864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2506221532821655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23415341973304749},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19897034764289856}],"concepts":[{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7197750210762024},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6851176023483276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.497574120759964},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4907165765762329},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4742416739463806},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4653143882751465},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.46488261222839355},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.42917096614837646},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4258498251438141},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41203704476356506},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3877483010292053},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38678720593452454},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3482108414173126},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.26364901661872864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2506221532821655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23415341973304749},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19897034764289856},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s13198-025-02800-w","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s13198-025-02800-w","pdf_url":null,"source":{"id":"https://openalex.org/S40280859","display_name":"International Journal of Systems Assurance Engineering and Management","issn_l":"0975-6809","issn":["0975-6809","0976-4348"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of System Assurance Engineering and Management","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W3138233242","https://openalex.org/W3148202158","https://openalex.org/W3177050977","https://openalex.org/W3194463489","https://openalex.org/W3196607666","https://openalex.org/W3199847470","https://openalex.org/W3206312296","https://openalex.org/W3216596526","https://openalex.org/W4294970036","https://openalex.org/W4312083429","https://openalex.org/W4320922615","https://openalex.org/W4367845795","https://openalex.org/W4380028039","https://openalex.org/W4384068432","https://openalex.org/W4386840544","https://openalex.org/W4393028183","https://openalex.org/W4396679613","https://openalex.org/W4400880877"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2082591327","https://openalex.org/W2167525841","https://openalex.org/W2066518505","https://openalex.org/W2991771859","https://openalex.org/W2619968078","https://openalex.org/W1529529399","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2103473573"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-13T06:13:01.061226","created_date":"2025-10-10T00:00:00"}