{"id":"https://openalex.org/W2017234836","doi":"https://doi.org/10.1007/s11554-014-0403-4","title":"A system-level FPGA design methodology for video applications with weakly-programmable hardware components","display_name":"A system-level FPGA design methodology for video applications with weakly-programmable hardware components","publication_year":2014,"publication_date":"2014-03-06","ids":{"openalex":"https://openalex.org/W2017234836","doi":"https://doi.org/10.1007/s11554-014-0403-4","mag":"2017234836"},"language":"en","primary_location":{"id":"doi:10.1007/s11554-014-0403-4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11554-014-0403-4","pdf_url":null,"source":{"id":"https://openalex.org/S11282291","display_name":"Journal of Real-Time Image Processing","issn_l":"1861-8200","issn":["1861-8200","1861-8219"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Real-Time Image Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027738436","display_name":"Henning Sahlbach","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Henning Sahlbach","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087133323","display_name":"Daniel Thiele","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Thiele","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Ernst","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"[Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany]","institution_ids":["https://openalex.org/I94509681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027738436"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.9476,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.75346714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":"2","first_page":"291","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7799110412597656},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7422575354576111},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6433021426200867},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5988131165504456},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5923106074333191},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5446204543113708},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5171310305595398},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4710642695426941},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46383365988731384},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4475385844707489},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43707275390625},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43219584226608276},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41545599699020386},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10061046481132507}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7799110412597656},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7422575354576111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6433021426200867},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5988131165504456},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5923106074333191},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5446204543113708},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5171310305595398},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4710642695426941},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46383365988731384},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4475385844707489},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43707275390625},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43219584226608276},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41545599699020386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10061046481132507},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11554-014-0403-4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11554-014-0403-4","pdf_url":null,"source":{"id":"https://openalex.org/S11282291","display_name":"Journal of Real-Time Image Processing","issn_l":"1861-8200","issn":["1861-8200","1861-8219"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Real-Time Image Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W615149457","https://openalex.org/W1496267491","https://openalex.org/W1557515246","https://openalex.org/W1589504938","https://openalex.org/W1597755753","https://openalex.org/W1630971059","https://openalex.org/W1810609450","https://openalex.org/W1964617631","https://openalex.org/W1967238710","https://openalex.org/W1978692160","https://openalex.org/W1994826957","https://openalex.org/W1997998060","https://openalex.org/W2020831346","https://openalex.org/W2039548306","https://openalex.org/W2040128025","https://openalex.org/W2052270458","https://openalex.org/W2056115800","https://openalex.org/W2068933284","https://openalex.org/W2070385897","https://openalex.org/W2074099885","https://openalex.org/W2085834340","https://openalex.org/W2091158003","https://openalex.org/W2094998159","https://openalex.org/W2103142032","https://openalex.org/W2108662993","https://openalex.org/W2108727711","https://openalex.org/W2112432448","https://openalex.org/W2114194010","https://openalex.org/W2115574509","https://openalex.org/W2120370426","https://openalex.org/W2134629816","https://openalex.org/W2140323796","https://openalex.org/W2142650179","https://openalex.org/W2153911262","https://openalex.org/W2154991996","https://openalex.org/W2157504696","https://openalex.org/W2161191281","https://openalex.org/W2167240608","https://openalex.org/W2169333691","https://openalex.org/W2232962758","https://openalex.org/W2321248633","https://openalex.org/W2479163984","https://openalex.org/W3015275165","https://openalex.org/W3142365015","https://openalex.org/W3145402827","https://openalex.org/W3149056382","https://openalex.org/W4251058186","https://openalex.org/W4255450451"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2034700470","https://openalex.org/W2576551918","https://openalex.org/W2042762783","https://openalex.org/W2575436408","https://openalex.org/W4250441253","https://openalex.org/W4301508730","https://openalex.org/W2625290148","https://openalex.org/W1572417577","https://openalex.org/W1996984607"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
