{"id":"https://openalex.org/W2736888776","doi":"https://doi.org/10.1007/s11432-016-0408-1","title":"Toward multi-programmed workloads with different memory footprints: a self-adaptive last level cache scheduling scheme","display_name":"Toward multi-programmed workloads with different memory footprints: a self-adaptive last level cache scheduling scheme","publication_year":2017,"publication_date":"2017-07-14","ids":{"openalex":"https://openalex.org/W2736888776","doi":"https://doi.org/10.1007/s11432-016-0408-1","mag":"2736888776"},"language":"en","primary_location":{"id":"doi:10.1007/s11432-016-0408-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11432-016-0408-1","pdf_url":null,"source":{"id":"https://openalex.org/S4210218743","display_name":"Science China Information Sciences","issn_l":"1674-733X","issn":["1674-733X","1869-1919"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science China Information Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100335736","display_name":"Jingyu Zhang","orcid":"https://orcid.org/0000-0002-6234-594X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingyu Zhang","raw_affiliation_strings":["Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039318240","display_name":"Minyi Guo","orcid":"https://orcid.org/0000-0003-0034-2302"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minyi Guo","raw_affiliation_strings":["Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101783501","display_name":"Chentao Wu","orcid":"https://orcid.org/0000-0002-6882-3754"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chentao Wu","raw_affiliation_strings":["Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100746030","display_name":"Yuanyi Chen","orcid":"https://orcid.org/0000-0003-4038-6983"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyi Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100335736"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.4622,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61614402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"61","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8385960459709167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7881119847297668},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.776532769203186},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.751502275466919},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6426280736923218},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5961918830871582},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5741879343986511},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.564037024974823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851394593715668},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48218050599098206},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4524874985218048},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3046027719974518},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26064467430114746},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20143145322799683},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.19865953922271729},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.19626012444496155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10814476013183594}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8385960459709167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7881119847297668},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.776532769203186},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.751502275466919},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6426280736923218},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5961918830871582},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5741879343986511},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.564037024974823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851394593715668},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48218050599098206},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4524874985218048},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3046027719974518},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26064467430114746},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20143145322799683},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.19865953922271729},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.19626012444496155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10814476013183594},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11432-016-0408-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11432-016-0408-1","pdf_url":null,"source":{"id":"https://openalex.org/S4210218743","display_name":"Science China Information Sciences","issn_l":"1674-733X","issn":["1674-733X","1869-1919"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science China Information Sciences","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1499632407","https://openalex.org/W1555915743","https://openalex.org/W1978722447","https://openalex.org/W1979978831","https://openalex.org/W1982011377","https://openalex.org/W1995287338","https://openalex.org/W1998922046","https://openalex.org/W2013626513","https://openalex.org/W2025668756","https://openalex.org/W2030905142","https://openalex.org/W2032671255","https://openalex.org/W2036403064","https://openalex.org/W2050347968","https://openalex.org/W2051265981","https://openalex.org/W2055551669","https://openalex.org/W2058857722","https://openalex.org/W2068563131","https://openalex.org/W2075293780","https://openalex.org/W2078141470","https://openalex.org/W2082982763","https://openalex.org/W2093952174","https://openalex.org/W2094992587","https://openalex.org/W2102041801","https://openalex.org/W2105437824","https://openalex.org/W2106754364","https://openalex.org/W2120829734","https://openalex.org/W2123821282","https://openalex.org/W2137366678","https://openalex.org/W2148052320","https://openalex.org/W2148797773","https://openalex.org/W2149765501","https://openalex.org/W2152933730","https://openalex.org/W2159564781","https://openalex.org/W2181288167","https://openalex.org/W2201025834","https://openalex.org/W2260490556","https://openalex.org/W2293164505","https://openalex.org/W2295866703","https://openalex.org/W2401709171","https://openalex.org/W2531534636","https://openalex.org/W2585550685","https://openalex.org/W2667073802","https://openalex.org/W2725179571","https://openalex.org/W3139675070","https://openalex.org/W3148722492","https://openalex.org/W4233716539","https://openalex.org/W4242472899"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1974599144","https://openalex.org/W2150909864","https://openalex.org/W3146763006","https://openalex.org/W4382618825","https://openalex.org/W2161286015","https://openalex.org/W4384572207","https://openalex.org/W4211178602","https://openalex.org/W4386903460","https://openalex.org/W2900372418"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}