{"id":"https://openalex.org/W2083855367","doi":"https://doi.org/10.1007/s11432-006-2022-6","title":"Time-domain analysis methodology for large-scale RLC circuits and its applications","display_name":"Time-domain analysis methodology for large-scale RLC circuits and its applications","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2083855367","doi":"https://doi.org/10.1007/s11432-006-2022-6","mag":"2083855367"},"language":"en","primary_location":{"id":"doi:10.1007/s11432-006-2022-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11432-006-2022-6","pdf_url":null,"source":{"id":"https://openalex.org/S4210224633","display_name":"Science in China Series F Information Sciences","issn_l":"1009-2757","issn":["1009-2757","1862-2836"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science in China Series F: Information Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084481086","display_name":"Zuying Luo","orcid":"https://orcid.org/0000-0003-2233-6616"},"institutions":[{"id":"https://openalex.org/I25254941","display_name":"Beijing Normal University","ror":"https://ror.org/022k4wk35","country_code":"CN","type":"education","lineage":["https://openalex.org/I25254941"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuying Luo","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","College of Information Science and Technology, Beijing Normal University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"College of Information Science and Technology, Beijing Normal University, Beijing, China","institution_ids":["https://openalex.org/I25254941"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058844682","display_name":"Sheldon X.-D. Tan","orcid":"https://orcid.org/0000-0003-2119-6869"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheldon X. -D. Tan","raw_affiliation_strings":["Department of Electrical Engineering, University of California at Riverside, Riverside, CA, 92521, USA","Department of Electrical Engineering, University of California at Riverside Riverside, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California at Riverside, Riverside, CA, 92521, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of California at Riverside Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102980261","display_name":"Xiaoyi Wang","orcid":"https://orcid.org/0000-0002-3338-4552"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyi Wang","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103444664","display_name":"Pan Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhu Pan","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006774001","display_name":"Jingjing Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingjing Fu","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1372,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79669185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"49","issue":"5","first_page":"665","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.7759206295013428},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6601120233535767},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6200032234191895},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5481921434402466},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5359718203544617},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46282655000686646},{"id":"https://openalex.org/keywords/tree-structure","display_name":"Tree structure","score":0.44354701042175293},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4365861415863037},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.43582063913345337},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4231204688549042},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.41472336649894714},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.41350215673446655},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2837781012058258},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.26575765013694763},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1629827916622162},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1508365273475647},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.12242808938026428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0758117139339447}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.7759206295013428},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6601120233535767},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6200032234191895},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5481921434402466},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5359718203544617},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46282655000686646},{"id":"https://openalex.org/C163797641","wikidata":"https://www.wikidata.org/wiki/Q2067937","display_name":"Tree structure","level":3,"score":0.44354701042175293},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4365861415863037},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.43582063913345337},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4231204688549042},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.41472336649894714},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.41350215673446655},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2837781012058258},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.26575765013694763},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1629827916622162},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1508365273475647},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.12242808938026428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0758117139339447},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11432-006-2022-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11432-006-2022-6","pdf_url":null,"source":{"id":"https://openalex.org/S4210224633","display_name":"Science in China Series F Information Sciences","issn_l":"1009-2757","issn":["1009-2757","1862-2836"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science in China Series F: Information Sciences","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2009902155","https://openalex.org/W2029506076","https://openalex.org/W2065120607","https://openalex.org/W2090672964","https://openalex.org/W2102315438","https://openalex.org/W2107730998","https://openalex.org/W2112148124","https://openalex.org/W2114419433","https://openalex.org/W2122608783","https://openalex.org/W2124878724","https://openalex.org/W2130464226","https://openalex.org/W2131254145","https://openalex.org/W2143660978","https://openalex.org/W2165955243","https://openalex.org/W2166499235","https://openalex.org/W2167232953","https://openalex.org/W2168650220","https://openalex.org/W2168747796","https://openalex.org/W2170653271","https://openalex.org/W2536925961","https://openalex.org/W4235948505","https://openalex.org/W4253058520","https://openalex.org/W4253369885"],"related_works":["https://openalex.org/W2588898507","https://openalex.org/W1843022725","https://openalex.org/W2167827607","https://openalex.org/W2014975475","https://openalex.org/W2101102909","https://openalex.org/W3138695028","https://openalex.org/W2356506626","https://openalex.org/W2369488279","https://openalex.org/W1552965995","https://openalex.org/W179390611"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}