{"id":"https://openalex.org/W4225152700","doi":"https://doi.org/10.1007/s11265-022-01759-2","title":"On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators","display_name":"On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators","publication_year":2022,"publication_date":"2022-04-29","ids":{"openalex":"https://openalex.org/W4225152700","doi":"https://doi.org/10.1007/s11265-022-01759-2"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-022-01759-2","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-022-01759-2","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-022-01759-2.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s11265-022-01759-2.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066519607","display_name":"Carsten Heinz","orcid":"https://orcid.org/0000-0001-5927-4426"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Carsten Heinz","raw_affiliation_strings":["Embedded Systems and Applications Group, Technical University of Darmstadt, Darmstadt, Germany"],"raw_orcid":"https://orcid.org/0000-0001-5927-4426","affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technical University of Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, Technical University of Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technical University of Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066519607"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3090},"apc_paid":{"value":2490,"currency":"EUR","value_usd":3090},"fwci":1.1664,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75483871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"94","issue":"9","first_page":"883","last_page":"893"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8734180331230164},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.7191873788833618},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.6051568388938904},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5971243381500244},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5269397497177124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5070552825927734},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5065053701400757},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.45917510986328125},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45720937848091125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4462253451347351},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.44297462701797485},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4330315589904785},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4207804203033447},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3547661304473877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8734180331230164},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.7191873788833618},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.6051568388938904},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5971243381500244},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5269397497177124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5070552825927734},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5065053701400757},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.45917510986328125},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45720937848091125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4462253451347351},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.44297462701797485},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4330315589904785},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4207804203033447},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3547661304473877},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s11265-022-01759-2","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-022-01759-2","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-022-01759-2.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:156584","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/view/person/Heinz=3ACarsten=3A=3A.html>","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":{"id":"doi:10.1007/s11265-022-01759-2","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-022-01759-2","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-022-01759-2.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6112872605","display_name":null,"funder_award_id":"01IS17091B","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"},{"id":"https://openalex.org/F4320323384","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4225152700.pdf","grobid_xml":"https://content.openalex.org/works/W4225152700.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W2018055497","https://openalex.org/W2045515893","https://openalex.org/W2583220202","https://openalex.org/W2751110934","https://openalex.org/W2904091524","https://openalex.org/W2987319672","https://openalex.org/W3035430964","https://openalex.org/W3035754681","https://openalex.org/W3065439923","https://openalex.org/W3086382748","https://openalex.org/W3101861725","https://openalex.org/W3122059362","https://openalex.org/W3157064888","https://openalex.org/W3175627556","https://openalex.org/W4200419252","https://openalex.org/W4293432176"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W2003935582","https://openalex.org/W74409296","https://openalex.org/W1554644772","https://openalex.org/W2494130044","https://openalex.org/W2468095077","https://openalex.org/W29548032","https://openalex.org/W2593878938","https://openalex.org/W305742777","https://openalex.org/W2121547511"],"abstract_inverted_index":{"Abstract":[0],"The":[1,101],"open-source":[2],"hardware/software":[3],"framework":[4],"TaPaSCo":[5,49],"aims":[6],"to":[7,15,35,54,85,117,161,169,177,185],"make":[8],"reconfigurable":[9],"computing":[10],"on":[11,51],"FPGAs":[12],"more":[13,66],"accessible":[14],"non-experts.":[16],"To":[17],"this":[18,30,105],"end,":[19],"it":[20,127],"provides":[21],"an":[22],"easily":[23],"usable":[24,46],"task-based":[25],"programming":[26,69],"abstraction,":[27],"and":[28,42,58,114,137,142,174],"combines":[29],"with":[31],"powerful":[32],"tool":[33],"support":[34],"automatically":[36],"implement":[37],"the":[38,52,60,77,81,86,108,130,150,159,186],"individual":[39],"hardware":[40,82],"accelerators":[41,83],"integrate":[43],"them":[44],"into":[45],"system-on-chips.":[47],"Currently,":[48],"relies":[50],"host":[53,87],"manage":[55],"task":[56,62,75,112,125,138,172],"parallelism":[57],"perform":[59],"actual":[61],"launches.":[63],"However,":[64],"for":[65,88],"expressive":[67],"parallel":[68],"patterns,":[70],"such":[71],"as":[72],"pipelines":[73],"of":[74,104,110,134,181],"farms,":[76],"round":[78],"trips":[79],"from":[80],"back":[84],"launching":[89,115],"child":[90,143],"tasks,":[91],"especially":[92],"when":[93],"exploiting":[94],"data-dependent":[95],"execution":[96],"times,":[97],"quickly":[98],"add":[99],"up.":[100],"major":[102],"contribution":[103],"work":[106],"is":[107,167,175],"addition":[109],"on-chip":[111,132],"scheduling":[113],"capabilities":[116],"TaPaSCo.":[118],"This":[119],"enables":[120],"not":[121],"only":[122],"low-latency":[123],"dynamic":[124,151],"parallelism,":[126],"also":[128],"encompasses":[129],"efficient":[131],"exchange":[133],"parameter":[135],"values":[136],"results":[139],"between":[140],"parent":[141],"accelerator":[144],"tasks.":[145],"For":[146],"larger":[147],"distributed":[148],"systems,":[149],"launch":[152],"capability":[153],"can":[154],"even":[155],"be":[156],"extended":[157],"over":[158,182],"network":[160],"span":[162],"multiple":[163],"FPGAs.":[164],"Our":[165],"solution":[166],"able":[168],"handle":[170],"recursive":[171],"structures,":[173],"shown":[176],"achieve":[178],"latency":[179],"reductions":[180],"35x":[183],"compared":[184],"prior":[187],"approaches.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-16T07:32:37.131356","created_date":"2025-10-10T00:00:00"}