{"id":"https://openalex.org/W2064926515","doi":"https://doi.org/10.1007/s11265-012-0706-2","title":"Full-Hardware Architectures for Data-Dependent Superimposed Training Channel Estimation","display_name":"Full-Hardware Architectures for Data-Dependent Superimposed Training Channel Estimation","publication_year":2012,"publication_date":"2012-10-23","ids":{"openalex":"https://openalex.org/W2064926515","doi":"https://doi.org/10.1007/s11265-012-0706-2","mag":"2064926515"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-012-0706-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-012-0706-2","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031416556","display_name":"E. Romero-Aguirre","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Eduardo Romero-Aguirre","raw_affiliation_strings":["Department of Electrical Engineering, CIVESTAV-GDL, Zapopan, Jalisco, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CIVESTAV-GDL, Zapopan, Jalisco, M\u00e9xico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039613458","display_name":"Roberto Carrasco-Alvarez","orcid":"https://orcid.org/0000-0001-9656-8415"},"institutions":[{"id":"https://openalex.org/I193181351","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26","country_code":"MX","type":"education","lineage":["https://openalex.org/I193181351"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Roberto Carrasco-Alvarez","raw_affiliation_strings":["Department of Electronic Engineering, UDG-CUCEI, Guadalajara, Jalisco, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, UDG-CUCEI, Guadalajara, Jalisco, M\u00e9xico","institution_ids":["https://openalex.org/I193181351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022375772","display_name":"R. Parra-Michel","orcid":"https://orcid.org/0000-0003-2327-2482"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ram\u00f3n Parra-Michel","raw_affiliation_strings":["Department of Electrical Engineering, CIVESTAV-GDL, Zapopan, Jalisco, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CIVESTAV-GDL, Zapopan, Jalisco, M\u00e9xico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017538660","display_name":"A.G. Orozco-Lugo","orcid":null},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Centro de Investigaci\u00f3n y de Estudios Avanzados del Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Aldo G. Orozco-Lugo","raw_affiliation_strings":["Department of Electrical Engineering, CINVESTAV-DF, M\u00e9xico, D.F., M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CINVESTAV-DF, M\u00e9xico, D.F., M\u00e9xico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082445748","display_name":"Antonio F. Mondrag\u00f3n-Torres","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonio F. Mondrag\u00f3n-Torres","raw_affiliation_strings":["Department of Electrical, Computer and Telecommunications Engineering Technology, RIT, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and Telecommunications Engineering Technology, RIT, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031416556"],"corresponding_institution_ids":[],"apc_list":{"value":3090,"currency":"USD","value_usd":3090},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11778723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"70","issue":"2","first_page":"105","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7912489175796509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746423065662384},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.6430060267448425},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5860831141471863},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5531776547431946},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5297223925590515},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5122846364974976},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.43239808082580566},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4251977503299713},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.41509681940078735},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3730921149253845},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.11769488453865051},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11755916476249695}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7912489175796509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746423065662384},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6430060267448425},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5860831141471863},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5531776547431946},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5297223925590515},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5122846364974976},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.43239808082580566},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4251977503299713},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.41509681940078735},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3730921149253845},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.11769488453865051},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11755916476249695},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-012-0706-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-012-0706-2","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"},{"id":"https://openalex.org/F4320330837","display_name":"Instituto Tecnol\u00f3gico de Sonora","ror":"https://ror.org/01v10fv91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W613221996","https://openalex.org/W1484623590","https://openalex.org/W1557555443","https://openalex.org/W1971966672","https://openalex.org/W1977850862","https://openalex.org/W1978725164","https://openalex.org/W2049586236","https://openalex.org/W2095856342","https://openalex.org/W2096160583","https://openalex.org/W2138924899","https://openalex.org/W2139548827","https://openalex.org/W2140154440","https://openalex.org/W2140443484","https://openalex.org/W2148952837","https://openalex.org/W2156312619","https://openalex.org/W2167155989","https://openalex.org/W2172119162","https://openalex.org/W3147026866","https://openalex.org/W6619105313","https://openalex.org/W6633349415"],"related_works":["https://openalex.org/W2596938593","https://openalex.org/W2056812584","https://openalex.org/W2614101859","https://openalex.org/W4312121077","https://openalex.org/W2068821215","https://openalex.org/W2055561624","https://openalex.org/W2032537205","https://openalex.org/W1968840821","https://openalex.org/W2796469349","https://openalex.org/W2002744985"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}