{"id":"https://openalex.org/W1982382171","doi":"https://doi.org/10.1007/s11265-012-0656-8","title":"Differential Time Signaling Data-Link Architecture","display_name":"Differential Time Signaling Data-Link Architecture","publication_year":2012,"publication_date":"2012-02-28","ids":{"openalex":"https://openalex.org/W1982382171","doi":"https://doi.org/10.1007/s11265-012-0656-8","mag":"1982382171"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-012-0656-8","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-012-0656-8","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-012-0656-8.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s11265-012-0656-8.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016748669","display_name":"Mostafa Rashdan","orcid":"https://orcid.org/0000-0003-1250-8963"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mostafa Rashdan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111886651","display_name":"Abdel Yousif","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Abdel Yousif","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006013138","display_name":"J.W. Haslett","orcid":"https://orcid.org/0000-0003-2105-3040"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"James Haslett","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014136577","display_name":"Brent Maundy","orcid":"https://orcid.org/0000-0002-3924-2897"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brent Maundy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2490,"currency":"EUR","value_usd":3090},"apc_paid":{"value":2490,"currency":"EUR","value_usd":3090},"fwci":1.2492,"has_fulltext":true,"cited_by_count":15,"citation_normalized_percentile":{"value":0.80835606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"70","issue":"1","first_page":"21","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.7051687836647034},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.662611186504364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.633066713809967},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5575215816497803},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5183323621749878},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47138839960098267},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4385243058204651},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.437584787607193},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4355125427246094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4077907204627991},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3920513093471527},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.38994303345680237},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3656136989593506},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.2377224564552307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16892093420028687},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16394954919815063},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1577896773815155},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.11251738667488098}],"concepts":[{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.7051687836647034},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.662611186504364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.633066713809967},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5575215816497803},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5183323621749878},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47138839960098267},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4385243058204651},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.437584787607193},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4355125427246094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4077907204627991},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3920513093471527},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.38994303345680237},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3656136989593506},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.2377224564552307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16892093420028687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16394954919815063},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1577896773815155},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.11251738667488098},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-012-0656-8","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-012-0656-8","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-012-0656-8.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1007/s11265-012-0656-8","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11265-012-0656-8","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11265-012-0656-8.pdf","source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310537","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1982382171.pdf","grobid_xml":"https://content.openalex.org/works/W1982382171.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1858411388","https://openalex.org/W1972095018","https://openalex.org/W1986523113","https://openalex.org/W1990058215","https://openalex.org/W2021633363","https://openalex.org/W2022223862","https://openalex.org/W2026882218","https://openalex.org/W2028212645","https://openalex.org/W2069324906","https://openalex.org/W2096764576","https://openalex.org/W2102674458","https://openalex.org/W2108324407","https://openalex.org/W2112987017","https://openalex.org/W2122394711","https://openalex.org/W2137221607","https://openalex.org/W2141753131","https://openalex.org/W2145047676","https://openalex.org/W2152338756","https://openalex.org/W2154658572","https://openalex.org/W2158733536","https://openalex.org/W2169933430","https://openalex.org/W2170091880","https://openalex.org/W2285854505"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W1506442459","https://openalex.org/W1487986186","https://openalex.org/W2224788396","https://openalex.org/W2090237663","https://openalex.org/W2158864330","https://openalex.org/W331180034","https://openalex.org/W2569163161","https://openalex.org/W1490033429"],"abstract_inverted_index":{"A":[0,15,97],"new":[1],"time-based":[2],"high-speed":[3],"data-link":[4],"architecture,":[5],"which":[6,32],"we":[7],"call":[8],"Differential":[9],"time":[10,29,54],"Signaling":[11],"(DTS)":[12],"is":[13,18,25,49,81,112],"presented.":[14,159],"clock":[16,58,94,110],"pulse":[17,38,63],"embedded":[19,57],"in":[20,74,88],"the":[21,33,44,53,56,61,75,85,148],"transmitted":[22,149],"signal":[23,86,111],"and":[24,35,60,130,150],"used":[26],"as":[27],"a":[28,66,89,107,117,120,124,139,154],"reference":[30],"against":[31],"rising":[34],"falling":[36],"data":[37,47,62,76],"edge":[39],"timings":[40],"are":[41,158],"compared.":[42],"Using":[43],"DTS":[45,104],"approach,":[46],"encoding":[48],"achieved":[50],"by":[51],"spacing":[52],"between":[55],"edges":[59,64],"using":[65,106,138],"hierarchical":[67],"time-delay":[68],"resolution":[69],"assignment":[70],"to":[71,83,115],"each":[72],"bit":[73],"sequence.":[77],"The":[78,143],"proposed":[79],"link":[80,105],"shown":[82],"concentrate":[84],"energy":[87],"low":[90],"bandwidth":[91],"while":[92],"reducing":[93],"jitter":[95],"effect.":[96],"simulated":[98],"3":[99],"Gb/s":[100,132],"90":[101],"nm":[102],"CMOS":[103],"500":[108],"MHz":[109],"also":[113],"described":[114],"provide":[116],"flavor":[118],"for":[119,147],"monolithic":[121],"realization.":[122],"As":[123],"proof":[125],"of":[126],"concept,":[127],"700":[128],"Mb/s":[129],"1.6":[131],"DTS-based":[133],"links":[134],"have":[135],"been":[136],"designed":[137],"commercial":[140],"FPGA":[141],"board.":[142],"measured":[144],"eye":[145],"diagrams":[146],"received":[151],"signals":[152],"over":[153],"40-inch":[155],"FR4":[156],"channel":[157]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}