{"id":"https://openalex.org/W2099550583","doi":"https://doi.org/10.1007/s11265-011-0606-x","title":"Design Methodology for Offloading Software Executions to FPGA","display_name":"Design Methodology for Offloading Software Executions to FPGA","publication_year":2011,"publication_date":"2011-07-29","ids":{"openalex":"https://openalex.org/W2099550583","doi":"https://doi.org/10.1007/s11265-011-0606-x","mag":"2099550583"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-011-0606-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-011-0606-x","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082542968","display_name":"Tomasz Patyk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Tomasz Patyk","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113513013","display_name":"Perttu Salmela","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Perttu Salmela","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089384208","display_name":"Teemu Pitk\u00e4nen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Teemu Pitk\u00e4nen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka J\u00e4\u00e4skel\u00e4inen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, P. O. Box 553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland 33101#TAB#","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5082542968"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3090},"apc_paid":null,"fwci":0.2529,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57467257,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"65","issue":"2","first_page":"245","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8388609886169434},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.749812126159668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7163354754447937},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6510340571403503},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6271355748176575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5568180680274963},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5289853811264038},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4442424178123474},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4433441162109375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4242281913757324},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24601274728775024}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8388609886169434},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.749812126159668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7163354754447937},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6510340571403503},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6271355748176575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5568180680274963},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5289853811264038},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4442424178123474},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4433441162109375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4242281913757324},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24601274728775024}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-011-0606-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-011-0606-x","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1830620847","https://openalex.org/W1995248109","https://openalex.org/W2070211153","https://openalex.org/W2074134531","https://openalex.org/W2080859692","https://openalex.org/W2138098630","https://openalex.org/W2138362897","https://openalex.org/W2139874340"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}