{"id":"https://openalex.org/W2061401478","doi":"https://doi.org/10.1007/s11265-008-0173-y","title":"Parallel Memory Architecture for Application-Specific Instruction-Set Processors","display_name":"Parallel Memory Architecture for Application-Specific Instruction-Set Processors","publication_year":2008,"publication_date":"2008-04-25","ids":{"openalex":"https://openalex.org/W2061401478","doi":"https://doi.org/10.1007/s11265-008-0173-y","mag":"2061401478"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-008-0173-y","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-008-0173-y","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089384208","display_name":"Teemu Pitk\u00e4nen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Teemu Pitk\u00e4nen","raw_affiliation_strings":["Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","Tampere University of Technology, Tampere, Finland 33101"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland 33101","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103567569","display_name":"Jarno K. Tanskanen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarno K. Tanskanen","raw_affiliation_strings":["Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","Tampere University of Technology, Tampere, Finland 33101"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland 33101","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109057023","display_name":"R. M\u00e4kinen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Risto M\u00e4kinen","raw_affiliation_strings":["Plenware Oy, P.O.B. 13, 33201, Tampere, Finland","Plenware Oy, Tampere, Finland 33201#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Plenware Oy, P.O.B. 13, 33201, Tampere, Finland","institution_ids":[]},{"raw_affiliation_string":"Plenware Oy, Tampere, Finland 33201#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","Tampere University of Technology, Tampere, Finland 33101"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Room TH318, PL553, 33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland 33101","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089384208"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3090},"apc_paid":null,"fwci":1.3809,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83437854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"57","issue":"1","first_page":"21","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8614888191223145},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6102913022041321},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5538071990013123},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5404449701309204},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5206517577171326},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4822195768356323},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4559018313884735},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4527861475944519},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44037947058677673},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4224969744682312},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.41721028089523315},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.40816664695739746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40449345111846924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3624309301376343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8614888191223145},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6102913022041321},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5538071990013123},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5404449701309204},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5206517577171326},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4822195768356323},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4559018313884735},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4527861475944519},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44037947058677673},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4224969744682312},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.41721028089523315},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.40816664695739746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40449345111846924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3624309301376343},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-008-0173-y","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-008-0173-y","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8018","issn":["1939-8018","1939-8115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Signal Processing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W51599380","https://openalex.org/W1494658332","https://openalex.org/W1557903057","https://openalex.org/W1586499903","https://openalex.org/W1589265174","https://openalex.org/W1970099097","https://openalex.org/W1983452822","https://openalex.org/W2015391109","https://openalex.org/W2034628162","https://openalex.org/W2053599849","https://openalex.org/W2063130866","https://openalex.org/W2070211153","https://openalex.org/W2080342569","https://openalex.org/W2101735776","https://openalex.org/W2105747996","https://openalex.org/W2126089060","https://openalex.org/W2128075647","https://openalex.org/W2128295800","https://openalex.org/W2132258839","https://openalex.org/W2147520174","https://openalex.org/W2157530230","https://openalex.org/W4229931508","https://openalex.org/W4249652320","https://openalex.org/W4285719527","https://openalex.org/W6629353858"],"related_works":["https://openalex.org/W4293054943","https://openalex.org/W2558276258","https://openalex.org/W4214748026","https://openalex.org/W2041174925","https://openalex.org/W4237787070","https://openalex.org/W4233816696","https://openalex.org/W2045451527","https://openalex.org/W3011604058","https://openalex.org/W2146757388","https://openalex.org/W4389371524"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}