{"id":"https://openalex.org/W2055860371","doi":"https://doi.org/10.1007/s11265-006-7271-5","title":"Multidimensional DSP Core Synthesis for FPGA","display_name":"Multidimensional DSP Core Synthesis for FPGA","publication_year":2006,"publication_date":"2006-05-29","ids":{"openalex":"https://openalex.org/W2055860371","doi":"https://doi.org/10.1007/s11265-006-7271-5","mag":"2055860371"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-006-7271-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-006-7271-5","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"J. Mcallister","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK"],"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Woods","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK"],"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002838991","display_name":"R. Walke","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]},{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"R Walke","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK","Xilinx Development Corporation, 52 Mortonhall Gate, Edinburgh, EH16 6TJ, UK"],"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Xilinx Development Corporation, 52 Mortonhall Gate, Edinburgh, EH16 6TJ, UK","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084484924","display_name":"D. Reilly","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Reilly","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK"],"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communication and Information Technology (ECIT), Queen\u2019s University Belfast, Queen\u2019s Road, Queen\u2019s Island, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036512274"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":2.8381,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90328486,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"43","issue":"2-3","first_page":"207","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7608239054679871},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7360131144523621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7358909845352173},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6558912992477417},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.628990650177002},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5829684734344482},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5605143904685974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5110841989517212},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.46284031867980957},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.43617966771125793},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.43156105279922485},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40537378191947937},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3397672772407532},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31762486696243286},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2674115300178528},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07781344652175903},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07243973016738892}],"concepts":[{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7608239054679871},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7360131144523621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7358909845352173},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6558912992477417},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.628990650177002},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5829684734344482},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5605143904685974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5110841989517212},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.46284031867980957},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.43617966771125793},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.43156105279922485},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40537378191947937},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3397672772407532},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31762486696243286},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2674115300178528},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07781344652175903},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07243973016738892},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s11265-006-7271-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-006-7271-5","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/bfb29c3b-d241-4e80-bcfe-4ac3b1af74be","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=33744774992&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McAllister , J , Woods , R , Walke , R & Reilly , D 2006 , ' Multidimensional DSP Core Synthesis for FPGA ' , Journal of VLSI signal processing systems for signal, image and video technology , vol. 43(2-3) , no. 2-3 , pp. 207-221 . https://doi.org/10.1007/s11265-006-7271-5","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320316437","display_name":"QinetiQ","ror":"https://ror.org/02f60yb64"},{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W2114317","https://openalex.org/W1501488688","https://openalex.org/W1517563330","https://openalex.org/W1595885266","https://openalex.org/W1596013603","https://openalex.org/W1996978339","https://openalex.org/W2015235901","https://openalex.org/W2033872646","https://openalex.org/W2070385897","https://openalex.org/W2080978756","https://openalex.org/W2091158003","https://openalex.org/W2118545818","https://openalex.org/W2120235301","https://openalex.org/W2127044011","https://openalex.org/W2130257829","https://openalex.org/W2134941280","https://openalex.org/W2141961492","https://openalex.org/W2150812079","https://openalex.org/W2155256384","https://openalex.org/W2160846021","https://openalex.org/W2165954676","https://openalex.org/W2166720067","https://openalex.org/W2168964723","https://openalex.org/W3143086285","https://openalex.org/W4239918047","https://openalex.org/W6816098712"],"related_works":["https://openalex.org/W2352017551","https://openalex.org/W4308216800","https://openalex.org/W2350861609","https://openalex.org/W2363310833","https://openalex.org/W2129894819","https://openalex.org/W3146536846","https://openalex.org/W1566136542","https://openalex.org/W2057648092","https://openalex.org/W1518271851","https://openalex.org/W1982322667"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}