{"id":"https://openalex.org/W2017264709","doi":"https://doi.org/10.1007/s11265-006-0001-1","title":"Buffer and Register Allocation for Memory Space Optimization","display_name":"Buffer and Register Allocation for Memory Space Optimization","publication_year":2007,"publication_date":"2007-05-04","ids":{"openalex":"https://openalex.org/W2017264709","doi":"https://doi.org/10.1007/s11265-006-0001-1","mag":"2017264709"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-006-0001-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-006-0001-1","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026685316","display_name":"Youcef Bouchebaba","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Youcef Bouchebaba","raw_affiliation_strings":["G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075649430","display_name":"B. Girodias","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bruno Girodias","raw_affiliation_strings":["G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046656258","display_name":"Fabien Coelho","orcid":null},"institutions":[{"id":"https://openalex.org/I70768539","display_name":"\u00c9cole Nationale Sup\u00e9rieure des Mines de Paris","ror":"https://ror.org/04y8cs423","country_code":"FR","type":"education","lineage":["https://openalex.org/I190752583","https://openalex.org/I2746051580","https://openalex.org/I70768539"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabien Coelho","raw_affiliation_strings":["ENSMP/CRI, 35 Saint Honor\u00e9, 77305, Fontainebleau, France","ENSMP/CRI, Fontainebleau, France 77305#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSMP/CRI, 35 Saint Honor\u00e9, 77305, Fontainebleau, France","institution_ids":["https://openalex.org/I70768539"]},{"raw_affiliation_string":"ENSMP/CRI, Fontainebleau, France 77305#TAB#","institution_ids":["https://openalex.org/I70768539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022527556","display_name":"Gabriela Nicolescu","orcid":"https://orcid.org/0000-0002-5205-9931"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gabriela Nicolescu","raw_affiliation_strings":["G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, C.P. 6079, succ. Centre-ville, Montr\u00e9al, Canada, QC, H3C 3A7","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"G\u00e9nie Informatique, Ecole Polytechnique de Montr\u00e9al, Montr\u00e9al, Canada H3C 3A7#TAB#","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048679498","display_name":"E.M. Aboulhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]},{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"El mostapha Aboulhamid","raw_affiliation_strings":["Universit\u00e9 de Montr\u00e9al, CP 6128, Succ. Centre-Ville, Montr\u00e9al, Canada, H3C 357","Universit\u00e9 de Montr\u00e9al, Montr\u00e9al, Canada H3C 357#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montr\u00e9al, CP 6128, Succ. Centre-Ville, Montr\u00e9al, Canada, H3C 357","institution_ids":["https://openalex.org/I70931966","https://openalex.org/I159129438"]},{"raw_affiliation_string":"Universit\u00e9 de Montr\u00e9al, Montr\u00e9al, Canada H3C 357#TAB#","institution_ids":["https://openalex.org/I70931966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026685316"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.9555,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76445846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":"1","first_page":"123","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.8964709043502808},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8735843896865845},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.7388433814048767},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6097590327262878},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.5944482684135437},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5556014776229858},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5151640176773071},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4552851617336273},{"id":"https://openalex.org/keywords/unix","display_name":"Unix","score":0.4132392108440399},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.412425696849823},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30480682849884033},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.27654361724853516},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.18742457032203674},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.17040538787841797},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1330433189868927}],"concepts":[{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.8964709043502808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8735843896865845},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.7388433814048767},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6097590327262878},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.5944482684135437},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5556014776229858},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5151640176773071},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4552851617336273},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.4132392108440399},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.412425696849823},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30480682849884033},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.27654361724853516},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.18742457032203674},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.17040538787841797},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1330433189868927},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/s11265-006-0001-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-006-0001-1","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00752941v1","is_oa":false,"landing_page_url":"https://minesparis-psl.hal.science/hal-00752941","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"The Journal of VLSI Signal, 2007, Volume 49 Issue 1, pp.Pages 123 - 138. ⟨10.1007/s11265-006-0001-1⟩","raw_type":"Journal articles"},{"id":"pmh:oai:publications.polymtl.ca:22209","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/22209/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W102649306","https://openalex.org/W1518189492","https://openalex.org/W1522139285","https://openalex.org/W1533186609","https://openalex.org/W1600567712","https://openalex.org/W1737297434","https://openalex.org/W1747544572","https://openalex.org/W1966708457","https://openalex.org/W1977857710","https://openalex.org/W1985161391","https://openalex.org/W2013820272","https://openalex.org/W2037929850","https://openalex.org/W2046164356","https://openalex.org/W2054617690","https://openalex.org/W2056304566","https://openalex.org/W2058320534","https://openalex.org/W2059564324","https://openalex.org/W2063211111","https://openalex.org/W2086329118","https://openalex.org/W2116182251","https://openalex.org/W2118496883","https://openalex.org/W2129326079","https://openalex.org/W2135045949","https://openalex.org/W2143627170","https://openalex.org/W2159360349","https://openalex.org/W2168451944","https://openalex.org/W2296218291","https://openalex.org/W3004256893","https://openalex.org/W4239992812","https://openalex.org/W4254171597","https://openalex.org/W6604203015","https://openalex.org/W6636037873"],"related_works":["https://openalex.org/W2269159438","https://openalex.org/W4312357863","https://openalex.org/W2159389028","https://openalex.org/W2152324051","https://openalex.org/W2159458033","https://openalex.org/W4254746303","https://openalex.org/W2110078216","https://openalex.org/W4233277524","https://openalex.org/W2017264709","https://openalex.org/W2134290033"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}