{"id":"https://openalex.org/W2063130866","doi":"https://doi.org/10.1007/s11265-005-4962-2","title":"On Design of Parallel Memory Access Schemes for Video Coding","display_name":"On Design of Parallel Memory Access Schemes for Video Coding","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2063130866","doi":"https://doi.org/10.1007/s11265-005-4962-2","mag":"2063130866"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-005-4962-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-005-4962-2","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103567569","display_name":"Jarno K. Tanskanen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Jarno K. Tanskanen","raw_affiliation_strings":["Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, P.O. Box 553, FIN-33101, Finland","Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland FIN-33101"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, P.O. Box 553, FIN-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Information Technology, Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland FIN-33101","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032849544","display_name":"Reiner Creutzburg","orcid":"https://orcid.org/0000-0001-7522-5990"},"institutions":[{"id":"https://openalex.org/I4210146756","display_name":"Brandenburg University of Applied Sciences","ror":"https://ror.org/04qj3gf68","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210146756"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Reiner Creutzburg","raw_affiliation_strings":["Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, Germany","Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, P.O. Box 2132, D-14737, Germany","Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, Germany D-14737#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, Germany","institution_ids":["https://openalex.org/I4210146756"]},{"raw_affiliation_string":"Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, P.O. Box 2132, D-14737, Germany","institution_ids":["https://openalex.org/I4210146756"]},{"raw_affiliation_string":"Department of Computer Science, Fachhochschule Brandenburg, University of Applied Sciences, Brandenburg, Germany D-14737#TAB#","institution_ids":["https://openalex.org/I4210146756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018715338","display_name":"J. Niittylahti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Jarkko T. Niittylahti","raw_affiliation_strings":["Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, P.O. Box 553, FIN-33101, Tampere, Finland","Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, Tampere, Finland","Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, Tampere, Finland FIN-33101"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, P.O. Box 553, FIN-33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Information Technology, Tampere University of Technology, Institute of Digital and Computer Systems, Tampere, Finland FIN-33101","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018715338","https://openalex.org/A5032849544","https://openalex.org/A5103567569"],"corresponding_institution_ids":["https://openalex.org/I4210133110","https://openalex.org/I4210146756"],"apc_list":null,"apc_paid":null,"fwci":2.2691,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88157795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"40","issue":"2","first_page":"215","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8572371006011963},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.837637186050415},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6023663282394409},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.5729923248291016},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5613916516304016},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.49318069219589233},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4801218509674072},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4700043797492981},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.451901376247406},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44448283314704895},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4301915168762207},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42106518149375916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35412830114364624},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3387448191642761},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3164905905723572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8572371006011963},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.837637186050415},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6023663282394409},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.5729923248291016},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5613916516304016},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.49318069219589233},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4801218509674072},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4700043797492981},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.451901376247406},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44448283314704895},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4301915168762207},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42106518149375916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35412830114364624},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3387448191642761},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3164905905723572},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-005-4962-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-005-4962-2","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W51599380","https://openalex.org/W64727508","https://openalex.org/W162499567","https://openalex.org/W1491713972","https://openalex.org/W1556788706","https://openalex.org/W1964662581","https://openalex.org/W1970099097","https://openalex.org/W1977284748","https://openalex.org/W1984972320","https://openalex.org/W1987376410","https://openalex.org/W1988683687","https://openalex.org/W1996846103","https://openalex.org/W2015391109","https://openalex.org/W2018770209","https://openalex.org/W2026043293","https://openalex.org/W2026307700","https://openalex.org/W2042253803","https://openalex.org/W2063767724","https://openalex.org/W2077295113","https://openalex.org/W2084289825","https://openalex.org/W2090048923","https://openalex.org/W2096390192","https://openalex.org/W2098055238","https://openalex.org/W2103875430","https://openalex.org/W2108118319","https://openalex.org/W2114294098","https://openalex.org/W2114941277","https://openalex.org/W2116015397","https://openalex.org/W2117442447","https://openalex.org/W2123509893","https://openalex.org/W2128075647","https://openalex.org/W2128295800","https://openalex.org/W2138079781","https://openalex.org/W2144417886","https://openalex.org/W2144957845","https://openalex.org/W2149701977","https://openalex.org/W2151134402","https://openalex.org/W2154755153","https://openalex.org/W2164309468","https://openalex.org/W2611640388","https://openalex.org/W2796345186","https://openalex.org/W2896839916"],"related_works":["https://openalex.org/W2041174925","https://openalex.org/W2143690511","https://openalex.org/W2096506606","https://openalex.org/W2168550483","https://openalex.org/W2012416568","https://openalex.org/W2049272650","https://openalex.org/W4214748026","https://openalex.org/W2145484885","https://openalex.org/W2104240303","https://openalex.org/W1965584816"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}