{"id":"https://openalex.org/W4416343642","doi":"https://doi.org/10.1007/s11227-025-08074-0","title":"Memory access priority circuit design and verification in heterogeneous multi-core systems","display_name":"Memory access priority circuit design and verification in heterogeneous multi-core systems","publication_year":2025,"publication_date":"2025-11-19","ids":{"openalex":"https://openalex.org/W4416343642","doi":"https://doi.org/10.1007/s11227-025-08074-0"},"language":"en","primary_location":{"id":"doi:10.1007/s11227-025-08074-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11227-025-08074-0","pdf_url":null,"source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081412532","display_name":"Ying Gao","orcid":"https://orcid.org/0000-0002-0402-2544"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]},{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN","DE"],"is_corresponding":true,"raw_author_name":"Ying Gao","raw_affiliation_strings":["Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","School of Information and Communication Engineering, University of Electronic Science and Technology of China, Xiyuan Avenue, Chengdu, 611731, Sichuan, China"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"School of Information and Communication Engineering, University of Electronic Science and Technology of China, Xiyuan Avenue, Chengdu, 611731, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112111035","display_name":"Jinghe Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN","DE"],"is_corresponding":false,"raw_author_name":"Jinghe Wei","raw_affiliation_strings":["Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057620071","display_name":"Zhi Zheng","orcid":"https://orcid.org/0000-0003-4116-7512"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi Zheng","raw_affiliation_strings":["School of Information and Communication Engineering, University of Electronic Science and Technology of China, Xiyuan Avenue, Chengdu, 611731, Sichuan, China"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, University of Electronic Science and Technology of China, Xiyuan Avenue, Chengdu, 611731, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018069202","display_name":"Guozhu Liu","orcid":"https://orcid.org/0000-0003-2193-5289"},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]},{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["CN","DE"],"is_corresponding":false,"raw_author_name":"Guozhu Liu","raw_affiliation_strings":["Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033986864","display_name":"Jia-Ji Zhu","orcid":"https://orcid.org/0000-0002-1328-356X"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN","DE"],"is_corresponding":false,"raw_author_name":"Jieyi Zhu","raw_affiliation_strings":["Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103264097","display_name":"Leran Wang","orcid":"https://orcid.org/0009-0003-6928-9893"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN","DE"],"is_corresponding":false,"raw_author_name":"Leran Wang","raw_affiliation_strings":["Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, China Electronics Technology Group Corporation No. 58 Research Institute, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I2800372957"]},{"raw_affiliation_string":"Advanced Integrated Circuit Design Center, National Key Laboratory of Integrated Circuits and Microsystems, Huihe Road, Wuxi, 214035, Jiangsu, China","institution_ids":["https://openalex.org/I4210124274"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5081412532"],"corresponding_institution_ids":["https://openalex.org/I150229711","https://openalex.org/I2800372957","https://openalex.org/I4210124274"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39730072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"81","issue":"17","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.882099986076355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.882099986076355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.018699999898672104,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.01679999940097332,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5654000043869019},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.48730000853538513},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4417000114917755},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42899999022483826},{"id":"https://openalex.org/keywords/access-control","display_name":"Access control","score":0.41920000314712524},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3962000012397766},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.39100000262260437},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.3702000081539154},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.36660000681877136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8988000154495239},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5654000043869019},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5074999928474426},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.48730000853538513},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4722000062465668},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4417000114917755},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42899999022483826},{"id":"https://openalex.org/C527821871","wikidata":"https://www.wikidata.org/wiki/Q228502","display_name":"Access control","level":2,"score":0.41920000314712524},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3962000012397766},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.39100000262260437},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.3702000081539154},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3677999973297119},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.36660000681877136},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3580000102519989},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.34880000352859497},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.34709998965263367},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.32589998841285706},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.3255999982357025},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.30649998784065247},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.2919999957084656},{"id":"https://openalex.org/C201762086","wikidata":"https://www.wikidata.org/wiki/Q728183","display_name":"CAN bus","level":2,"score":0.2847999930381775},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.28209999203681946},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.27880001068115234},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.27059999108314514},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.25920000672340393},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.257099986076355},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11227-025-08074-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11227-025-08074-0","pdf_url":null,"source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2022615531","https://openalex.org/W2050472952","https://openalex.org/W2595507424","https://openalex.org/W2894006184","https://openalex.org/W2940612556","https://openalex.org/W3010466514","https://openalex.org/W3022879423","https://openalex.org/W4232168013","https://openalex.org/W4393145114","https://openalex.org/W4403600962"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-28T11:44:07.098029","created_date":"2025-11-19T00:00:00"}