{"id":"https://openalex.org/W4392190330","doi":"https://doi.org/10.1007/s11227-024-05894-4","title":"Boosting general-purpose stream processing with reconfigurable hardware","display_name":"Boosting general-purpose stream processing with reconfigurable hardware","publication_year":2024,"publication_date":"2024-02-27","ids":{"openalex":"https://openalex.org/W4392190330","doi":"https://doi.org/10.1007/s11227-024-05894-4"},"language":"en","primary_location":{"id":"doi:10.1007/s11227-024-05894-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11227-024-05894-4","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11227-024-05894-4.pdf","source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s11227-024-05894-4.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092066777","display_name":"Alberto Ottimo","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alberto Ottimo","raw_affiliation_strings":["Department of Computer Science, University of Pisa, 56127, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa, 56127, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047226405","display_name":"Gabriele Mencagli","orcid":"https://orcid.org/0000-0002-6263-7723"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gabriele Mencagli","raw_affiliation_strings":["Department of Computer Science, University of Pisa, 56127, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa, 56127, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051951613","display_name":"Marco Danelutto","orcid":"https://orcid.org/0000-0002-7433-376X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Danelutto","raw_affiliation_strings":["Department of Computer Science, University of Pisa, 56127, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa, 56127, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047226405","https://openalex.org/A5051951613","https://openalex.org/A5092066777"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":{"value":2390,"currency":"EUR","value_usd":2990},"fwci":1.9504,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.85384999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"80","issue":"9","first_page":"13048","last_page":"13078"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8912997245788574},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7827229499816895},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5916105508804321},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5541632175445557},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5357427000999451},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.517322301864624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5138245224952698},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.5016756057739258},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4814419150352478},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4527112543582916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4498365521430969},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2722567319869995},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26066285371780396},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26012545824050903}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8912997245788574},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7827229499816895},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5916105508804321},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5541632175445557},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5357427000999451},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.517322301864624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5138245224952698},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.5016756057739258},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4814419150352478},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4527112543582916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4498365521430969},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2722567319869995},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26066285371780396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26012545824050903},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s11227-024-05894-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11227-024-05894-4","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11227-024-05894-4.pdf","source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/1233387","is_oa":false,"landing_page_url":"https://hdl.handle.net/11568/1233387","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1007/s11227-024-05894-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s11227-024-05894-4","pdf_url":"https://link.springer.com/content/pdf/10.1007/s11227-024-05894-4.pdf","source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324499","display_name":"Universit\u00e0 di Pisa","ror":"https://ror.org/03ad39j10"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4392190330.pdf"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1994926493","https://openalex.org/W2045478235","https://openalex.org/W2099395665","https://openalex.org/W2117987151","https://openalex.org/W2341491111","https://openalex.org/W2614659073","https://openalex.org/W2907371666","https://openalex.org/W2911635840","https://openalex.org/W2915376612","https://openalex.org/W2946026015","https://openalex.org/W2982301203","https://openalex.org/W3008905965","https://openalex.org/W3011239338","https://openalex.org/W3112724157","https://openalex.org/W3153305763","https://openalex.org/W4224265992","https://openalex.org/W4245015297","https://openalex.org/W4312627067","https://openalex.org/W4379031116"],"related_works":["https://openalex.org/W2341492732","https://openalex.org/W3187193180","https://openalex.org/W106542691","https://openalex.org/W1699080303","https://openalex.org/W4297799326","https://openalex.org/W3116064965","https://openalex.org/W4287027380","https://openalex.org/W2531450434","https://openalex.org/W2121863986","https://openalex.org/W2325947006"],"abstract_inverted_index":{"Abstract":[0],"Reconfigurable":[1],"devices":[2],"such":[3,20,61],"as":[4],"field-programmable":[5],"gate":[6],"arrays":[7],"(FPGAs)":[8],"offer":[9],"flexible":[10],"solutions":[11],"to":[12,28,39,46,70,76,92,107],"workload":[13],"acceleration":[14],"with":[15,67,148,155],"high":[16],"energy":[17],"efficiency.":[18],"Despite":[19],"a":[21,88,103,149],"potential":[22],"advantage,":[23],"they":[24],"often":[25],"reveal":[26],"hard":[27],"program":[29],"by":[30],"application":[31],"programmers.":[32],"High-level":[33],"synthesis":[34],"languages":[35],"have":[36],"been":[37],"developed":[38],"provide":[40],"higher-level":[41],"abstractions,":[42],"allowing":[43],"the":[44,48,65,68,72,109,130,137],"developers":[45],"define":[47],"FPGA":[49,79],"behavior":[50],"using":[51,140],"an":[52,119],"imperative":[53],"programming":[54],"approach":[55,101],"based":[56],"on":[57],"C/C++":[58],"languages.":[59],"However,":[60],"approaches":[62],"still":[63],"leave":[64],"developer":[66],"responsibility":[69],"harness":[71],"low-level":[73],"optimizations":[74],"required":[75],"develop":[77,93,108],"efficient":[78,120],"programs.":[80],"Along":[81],"this":[82,84],"line,":[83],"paper":[85],"introduces":[86],",":[87],"framework":[89],"helping":[90],"programmers":[91],"FPGA-accelerated":[94],"data":[95],"stream":[96],"processing":[97],"(DSP)":[98],"applications.":[99],"The":[100,127],"provides":[102],"high-level":[104],"Python":[105],"API":[106],"data-flow":[110],"graph":[111],"of":[112,129,139],"operators,":[113],"which":[114],"is":[115],"automatically":[116],"translated":[117],"into":[118],"Vitis":[121],"source":[122],"code":[123],"targeting":[124],"Xilinx":[125],"devices.":[126],"execution":[128],"bitstreams":[131],"implementing":[132],"two":[133],"benchmark":[134],"applications":[135],"showcases":[136],"efficiency":[138],"FPGAs":[141],"for":[142],"DSP":[143,157],"workloads.":[144],"In":[145],"general,":[146],"provides,":[147],"reasonable":[150],"time-to-solution,":[151],"higher":[152],"performance":[153],"compared":[154],"state-of-the-art":[156],"frameworks.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}