{"id":"https://openalex.org/W3138303626","doi":"https://doi.org/10.1007/s11045-021-00772-1","title":"A novel parallel prefix adder for optimized Radix-2 FFT processor","display_name":"A novel parallel prefix adder for optimized Radix-2 FFT processor","publication_year":2021,"publication_date":"2021-03-15","ids":{"openalex":"https://openalex.org/W3138303626","doi":"https://doi.org/10.1007/s11045-021-00772-1","mag":"3138303626"},"language":"en","primary_location":{"id":"doi:10.1007/s11045-021-00772-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11045-021-00772-1","pdf_url":null,"source":{"id":"https://openalex.org/S198285748","display_name":"Multidimensional Systems and Signal Processing","issn_l":"0923-6082","issn":["0923-6082","1573-0824"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multidimensional Systems and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065548589","display_name":"Garima Thakur","orcid":"https://orcid.org/0000-0002-4240-2177"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Garima Thakur","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India","institution_ids":["https://openalex.org/I153954893"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018994465","display_name":"Harsh Sohal","orcid":"https://orcid.org/0000-0002-3123-7284"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harsh Sohal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India","institution_ids":["https://openalex.org/I153954893"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052352119","display_name":"Shruti Jain","orcid":"https://orcid.org/0000-0002-7538-0584"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shruti Jain","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India","institution_ids":["https://openalex.org/I153954893"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065548589"],"corresponding_institution_ids":["https://openalex.org/I153954893"],"apc_list":null,"apc_paid":null,"fwci":2.3255,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.88507881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"32","issue":"3","first_page":"1041","last_page":"1063"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9067342281341553},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7486032843589783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6014276146888733},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5820075869560242},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5682089924812317},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5622295141220093},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5232980847358704},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42292657494544983},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.42037278413772583},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4120282530784607},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33855876326560974},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3355000913143158},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3152577877044678},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11936160922050476},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10118350386619568}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9067342281341553},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7486032843589783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6014276146888733},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5820075869560242},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5682089924812317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5622295141220093},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5232980847358704},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42292657494544983},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.42037278413772583},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4120282530784607},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33855876326560974},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3355000913143158},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3152577877044678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11936160922050476},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10118350386619568},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11045-021-00772-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11045-021-00772-1","pdf_url":null,"source":{"id":"https://openalex.org/S198285748","display_name":"Multidimensional Systems and Signal Processing","issn_l":"0923-6082","issn":["0923-6082","1573-0824"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Multidimensional Systems and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W1965101604","https://openalex.org/W1983849809","https://openalex.org/W2074224805","https://openalex.org/W2092689852","https://openalex.org/W2125944630","https://openalex.org/W2134917725","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2168543008","https://openalex.org/W2267579639","https://openalex.org/W2564966973","https://openalex.org/W2739193618","https://openalex.org/W2765571056","https://openalex.org/W2806079274","https://openalex.org/W2822988608","https://openalex.org/W2902132001","https://openalex.org/W2940716267","https://openalex.org/W2966020335","https://openalex.org/W3088883765","https://openalex.org/W3091344990","https://openalex.org/W3124622940","https://openalex.org/W4212824693","https://openalex.org/W4213255817"],"related_works":["https://openalex.org/W3209313617","https://openalex.org/W4210997279","https://openalex.org/W2884906189","https://openalex.org/W3196607417","https://openalex.org/W2911803114","https://openalex.org/W4233533929","https://openalex.org/W2803703254","https://openalex.org/W2760073524","https://openalex.org/W2182869718","https://openalex.org/W3143333952"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}