{"id":"https://openalex.org/W4416460821","doi":"https://doi.org/10.1007/s10836-025-06204-3","title":"Enhancing Digital VLSI Circuit Debugging with Unified Neighbor aware Graph Neural Network Based Automated Error Detection","display_name":"Enhancing Digital VLSI Circuit Debugging with Unified Neighbor aware Graph Neural Network Based Automated Error Detection","publication_year":2025,"publication_date":"2025-11-21","ids":{"openalex":"https://openalex.org/W4416460821","doi":"https://doi.org/10.1007/s10836-025-06204-3"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-025-06204-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-025-06204-3","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025669200","display_name":"Kiran Kumar Bhadavath","orcid":"https://orcid.org/0000-0003-0093-0016"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kiran Kumar Bhadavath","raw_affiliation_strings":["Department of ECE, MLR Institute of Technology, Hyderabad, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, MLR Institute of Technology, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016687916","display_name":"Vijayakumar Sajjan","orcid":null},"institutions":[{"id":"https://openalex.org/I36893310","display_name":"University of Hyderabad","ror":"https://ror.org/04a7rxb17","country_code":"IN","type":"education","lineage":["https://openalex.org/I36893310"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijayakumar Sajjan","raw_affiliation_strings":["Department of CSE, Malla Reddy University, Hyderabad, 500100, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Malla Reddy University, Hyderabad, 500100, Telangana, India","institution_ids":["https://openalex.org/I36893310"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023610489","display_name":"Narsaiah Domala","orcid":null},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Narsaiah Domala","raw_affiliation_strings":["Department of ECE, Chaitanya (Deemed to be University, Hyderabad, 500091, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Chaitanya (Deemed to be University, Hyderabad, 500091, Telangana, India","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101416225","display_name":"Ashok Kumar Konduru","orcid":"https://orcid.org/0000-0002-1667-3029"},"institutions":[{"id":"https://openalex.org/I2802287669","display_name":"University College for Women","ror":"https://ror.org/02ny12416","country_code":"IN","type":"education","lineage":["https://openalex.org/I2802287669"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashok Kumar Konduru","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bhoj Reddy Engineering College for Women, Hyderabad, 50069, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bhoj Reddy Engineering College for Women, Hyderabad, 50069, Telangana, India","institution_ids":["https://openalex.org/I2802287669"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048980756","display_name":"Jadapalli Sreedhar","orcid":null},"institutions":[{"id":"https://openalex.org/I3130691990","display_name":"Mediciti Institute of Medical Sciences","ror":"https://ror.org/032y8tg91","country_code":"IN","type":"education","lineage":["https://openalex.org/I3130691990"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sreedhar Jadapalli","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Sree Dattha Institute of Engineering & Science, Hyderabad, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Sree Dattha Institute of Engineering & Science, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I3130691990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008179629","display_name":"Ramadevi Vemula","orcid":"https://orcid.org/0000-0001-5660-6448"},"institutions":[{"id":"https://openalex.org/I4210134386","display_name":"G Pulla Reddy Dental College & Hospital","ror":"https://ror.org/04p93kz40","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210134386"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramadevi Vemula","raw_affiliation_strings":["Electronics and Communication Engineering, C V R College of Engineering, Ranga Reddy, Telangana, 500029, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, C V R College of Engineering, Ranga Reddy, Telangana, 500029, India","institution_ids":["https://openalex.org/I4210134386"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5025669200"],"corresponding_institution_ids":["https://openalex.org/I4210101034"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":2.1396,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.90184995,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"41","issue":"5-6","first_page":"691","last_page":"708"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.010599999688565731,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.008799999952316284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.776199996471405},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7148000001907349},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5105000138282776},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5037999749183655},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4909999966621399},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.46799999475479126},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35670000314712524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784500002861023},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.776199996471405},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7148000001907349},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5105000138282776},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5037999749183655},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4909999966621399},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47870001196861267},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.46799999475479126},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35670000314712524},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.34769999980926514},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.33559998869895935},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.33320000767707825},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3321000039577484},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.31929999589920044},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3165000081062317},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3149000108242035},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.2906000018119812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27239999175071716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2615000009536743},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.25699999928474426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10836-025-06204-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-025-06204-3","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W4293770733","https://openalex.org/W4307467286","https://openalex.org/W4322705478","https://openalex.org/W4380894245","https://openalex.org/W4385695859","https://openalex.org/W4385767689","https://openalex.org/W4387500301","https://openalex.org/W4389890959","https://openalex.org/W4390224134","https://openalex.org/W4391948484","https://openalex.org/W4394744934","https://openalex.org/W4394871353","https://openalex.org/W4394896945","https://openalex.org/W4396668523","https://openalex.org/W4396731863","https://openalex.org/W4400351289","https://openalex.org/W4400409820","https://openalex.org/W4400647552","https://openalex.org/W4402013294","https://openalex.org/W4402483304","https://openalex.org/W4404101280","https://openalex.org/W4405504189","https://openalex.org/W4405844577","https://openalex.org/W4405844784","https://openalex.org/W4406138091","https://openalex.org/W4406741485","https://openalex.org/W4407910988","https://openalex.org/W4408592996","https://openalex.org/W4414904487"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-26T08:31:28.666265","created_date":"2025-11-23T00:00:00"}