{"id":"https://openalex.org/W4317510628","doi":"https://doi.org/10.1007/s10836-022-06038-3","title":"A Complete Design-for-Test Scheme for Reconfigurable Scan Networks","display_name":"A Complete Design-for-Test Scheme for Reconfigurable Scan Networks","publication_year":2022,"publication_date":"2022-12-01","ids":{"openalex":"https://openalex.org/W4317510628","doi":"https://doi.org/10.1007/s10836-022-06038-3"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-022-06038-3","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1007/s10836-022-06038-3","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10836-022-06038-3.pdf","source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s10836-022-06038-3.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084998579","display_name":"Natalia Lylina","orcid":"https://orcid.org/0000-0003-2358-0266"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Natalia Lylina","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0003-2358-0266","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102979133","display_name":"Chih-Hao Wang","orcid":"https://orcid.org/0000-0002-2841-6978"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chih-Hao Wang","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084998579"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":{"value":2390,"currency":"EUR","value_usd":2990},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1797491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":"6","first_page":"603","last_page":"621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8339170217514038},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7653540372848511},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7358795404434204},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7122169137001038},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6975692510604858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.63804030418396},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6036076545715332},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5336312651634216},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.49641281366348267},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.49472376704216003},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48939648270606995},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.47351980209350586},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.462558388710022},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.46012187004089355},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39454469084739685},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3508337140083313},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.23235642910003662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1997593343257904},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14711129665374756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.0959932804107666}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8339170217514038},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7653540372848511},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7358795404434204},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7122169137001038},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6975692510604858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.63804030418396},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6036076545715332},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5336312651634216},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.49641281366348267},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.49472376704216003},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48939648270606995},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.47351980209350586},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.462558388710022},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.46012187004089355},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39454469084739685},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3508337140083313},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.23235642910003662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1997593343257904},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14711129665374756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0959932804107666},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2776746162","wikidata":"https://www.wikidata.org/wiki/Q4508","display_name":"Navy","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10836-022-06038-3","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1007/s10836-022-06038-3","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10836-022-06038-3.pdf","source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1007/s10836-022-06038-3","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1007/s10836-022-06038-3","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10836-022-06038-3.pdf","source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2686010573","display_name":null,"funder_award_id":"WU245/17-2","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G5497183644","display_name":null,"funder_award_id":"WU 245/17-2","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320325850","display_name":"Universit\u00e4t Stuttgart","ror":"https://ror.org/04vnq7t77"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4317510628.pdf"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1952179466","https://openalex.org/W2040760679","https://openalex.org/W2059109315","https://openalex.org/W2086727636","https://openalex.org/W2111667834","https://openalex.org/W2151243068","https://openalex.org/W2155389389","https://openalex.org/W2218368839","https://openalex.org/W2334053265","https://openalex.org/W2562395208","https://openalex.org/W2570543678","https://openalex.org/W2756242979","https://openalex.org/W2787620294","https://openalex.org/W2802845066","https://openalex.org/W2837827673","https://openalex.org/W2893208548","https://openalex.org/W2914718767","https://openalex.org/W2946166171","https://openalex.org/W2968058868","https://openalex.org/W2980700924","https://openalex.org/W2989256953","https://openalex.org/W2990064067","https://openalex.org/W3001182236","https://openalex.org/W3038190512","https://openalex.org/W3110097925","https://openalex.org/W3185789339","https://openalex.org/W3189732416","https://openalex.org/W3204769393","https://openalex.org/W3216263791"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2143881398","https://openalex.org/W2118952760","https://openalex.org/W2107525390","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W1974621628","https://openalex.org/W3088373974","https://openalex.org/W2789575913"],"abstract_inverted_index":{"Abstract":[0],"Reconfigurable":[1],"Scan":[2],"Networks":[3],"(RSNs)":[4],"are":[5,92],"widely":[6],"used":[7],"for":[8,20,108,165],"accessing":[9],"instruments":[10],"offline":[11],"during":[12],"debug,":[13],"test":[14,82,123,167,179,185],"and":[15,23,35,49,60,75,130,145,181],"validation,":[16],"as":[17,19,157],"well":[18],"performing":[21],"system-level-test":[22],"online":[24],"system":[25],"health":[26],"monitoring.":[27],"The":[28,126],"correct":[29],"operation":[30],"of":[31,55,134,137],"RSNs":[32,36,56,109,119],"is":[33,110,154],"essential,":[34],"have":[37,57],"to":[38,44,70,94,147,156,169,182],"be":[39],"thoroughly":[40],"tested.":[41],"However,":[42],"due":[43],"their":[45],"inherently":[46],"sequential":[47],"structure":[48],"complex":[50],"control":[51,73,143],"dependencies,":[52],"large":[53],"parts":[54,136],"limited":[58],"observability":[59],"controllability.":[61],"As":[62],"a":[63,158,166,176],"result,":[64],"certain":[65],"faults":[66],"at":[67,87],"the":[68,71,85,96,102,132,148,151],"interfaces":[69,146],"instruments,":[72],"primitives":[74],"scan":[76,141],"segments":[77],"remain":[78],"undetected":[79],"by":[80,100,120],"existing":[81,122],"methods.":[83],"In":[84],"paper":[86],"hand,":[88],"Design-for-test":[89],"(DfT)":[90],"schemes":[91],"developed":[93,127,152],"overcome":[95],"testability":[97,133],"problems":[98],"e.g.":[99],"resynthesizing":[101],"initial":[103],"design.":[104],"A":[105],"DfT":[106,160],"scheme":[107,128,153,161],"presented,":[111],"which":[112,139],"allows":[113,164],"detecting":[114],"all":[115,135],"single":[116,177],"stuck-at-faults":[117],"in":[118],"using":[121],"generation":[124],"techniques.":[125],"analyzes":[129],"ensures":[131],"RSNs,":[138],"include":[140],"segments,":[142],"primitives,":[144],"instruments.":[149],"Therefore,":[150],"referred":[155],"complete":[159],".":[162],"It":[163],"integration":[168],"cover":[170],"multiple":[171],"fault":[172],"locations":[173],"can":[174],"with":[175],"efficient":[178],"sequence":[180],"reduce":[183],"overall":[184],"cost.":[186]},"counts_by_year":[],"updated_date":"2026-06-13T06:13:01.061226","created_date":"2025-10-10T00:00:00"}