{"id":"https://openalex.org/W4200261972","doi":"https://doi.org/10.1007/s10836-021-05977-7","title":"Parameterizable Real Number Models for Mixed-Signal Designs Using SystemVerilog","display_name":"Parameterizable Real Number Models for Mixed-Signal Designs Using SystemVerilog","publication_year":2021,"publication_date":"2021-12-01","ids":{"openalex":"https://openalex.org/W4200261972","doi":"https://doi.org/10.1007/s10836-021-05977-7"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-021-05977-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-021-05977-7","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067554866","display_name":"Nikolaos Georgoulopoulos","orcid":"https://orcid.org/0000-0003-2044-4453"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikolaos Georgoulopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":"https://orcid.org/0000-0003-2044-4453","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":null,"display_name":"Alkiviadis Hatzopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkiviadis Hatzopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067554866"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.943,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74766212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"37","issue":"5-6","first_page":"685","last_page":"700"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6583040356636047},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6456214785575867},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5610384345054626},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5119789838790894},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.49349677562713623},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4714815616607666},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46962809562683105},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.46870797872543335},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4627305269241333},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4352075457572937},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3495509624481201},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2941339910030365},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2845917344093323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2660316824913025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16538041830062866},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1501474380493164}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6583040356636047},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6456214785575867},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5610384345054626},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5119789838790894},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.49349677562713623},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4714815616607666},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46962809562683105},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.46870797872543335},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4627305269241333},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4352075457572937},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3495509624481201},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2941339910030365},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2845917344093323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2660316824913025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16538041830062866},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1501474380493164},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10836-021-05977-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-021-05977-7","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":60,"referenced_works":["https://openalex.org/W599165874","https://openalex.org/W605564925","https://openalex.org/W1536916258","https://openalex.org/W1649639607","https://openalex.org/W2011081768","https://openalex.org/W2011807526","https://openalex.org/W2017092770","https://openalex.org/W2027634747","https://openalex.org/W2050173501","https://openalex.org/W2053793610","https://openalex.org/W2055103644","https://openalex.org/W2055595034","https://openalex.org/W2062573476","https://openalex.org/W2069761340","https://openalex.org/W2086242869","https://openalex.org/W2104350218","https://openalex.org/W2104520397","https://openalex.org/W2108685537","https://openalex.org/W2118783789","https://openalex.org/W2122882943","https://openalex.org/W2127358433","https://openalex.org/W2134837169","https://openalex.org/W2137398195","https://openalex.org/W2149665341","https://openalex.org/W2164240908","https://openalex.org/W2165793843","https://openalex.org/W2166432809","https://openalex.org/W2167640923","https://openalex.org/W2169252675","https://openalex.org/W2182860675","https://openalex.org/W2185391940","https://openalex.org/W2282803562","https://openalex.org/W2288493458","https://openalex.org/W2345291526","https://openalex.org/W2493317988","https://openalex.org/W2504995469","https://openalex.org/W2511968708","https://openalex.org/W2536276745","https://openalex.org/W2543313590","https://openalex.org/W2546162210","https://openalex.org/W2557542636","https://openalex.org/W2570985767","https://openalex.org/W2577074441","https://openalex.org/W2585713259","https://openalex.org/W2735991644","https://openalex.org/W2769018473","https://openalex.org/W2782738696","https://openalex.org/W2783539394","https://openalex.org/W2787639940","https://openalex.org/W2808375863","https://openalex.org/W2890757532","https://openalex.org/W2891664276","https://openalex.org/W2897530245","https://openalex.org/W2951333273","https://openalex.org/W2952817905","https://openalex.org/W2967463583","https://openalex.org/W2981736571","https://openalex.org/W3110922372","https://openalex.org/W4234902488","https://openalex.org/W6634123474"],"related_works":["https://openalex.org/W2363746530","https://openalex.org/W2535416202","https://openalex.org/W1540748620","https://openalex.org/W4281992395","https://openalex.org/W2904347961","https://openalex.org/W2146283859","https://openalex.org/W2391151376","https://openalex.org/W4310007319","https://openalex.org/W571305226","https://openalex.org/W4200261972"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}