{"id":"https://openalex.org/W2007444484","doi":"https://doi.org/10.1007/s10836-013-5352-5","title":"Eliminating the Timing Penalty of Scan","display_name":"Eliminating the Timing Penalty of Scan","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2007444484","doi":"https://doi.org/10.1007/s10836-013-5352-5","mag":"2007444484"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-013-5352-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-013-5352-5","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I120250893","display_name":"New York University Abu Dhabi","ror":"https://ror.org/00e5k0821","country_code":"AE","type":"education","lineage":["https://openalex.org/I120250893","https://openalex.org/I57206974"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Ozgur Sinanoglu","raw_affiliation_strings":["Department of Computer Engineering, New York University Abu Dhabi, PO Box 129188, Abu Dhabi, UAE","[Department of Computer Engineering, New York University, Abu Dhabi, Abu Dhabi, UAE]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, New York University Abu Dhabi, PO Box 129188, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I120250893"]},{"raw_affiliation_string":"[Department of Computer Engineering, New York University, Abu Dhabi, Abu Dhabi, UAE]","institution_ids":["https://openalex.org/I120250893"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, 36849, USA","Department of Electrical and Computer Engineering, Auburn University, Auburn, USA 36849#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, 36849, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, USA 36849#TAB#","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059987567"],"corresponding_institution_ids":["https://openalex.org/I120250893"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":2.7443,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.91626794,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"29","issue":"1","first_page":"103","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8934013247489929},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.7210146188735962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6445360779762268},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5951913595199585},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5650901794433594},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5631170868873596},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5566996932029724},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5328662395477295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4519880712032318},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4171907901763916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3277866244316101},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30783170461654663},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.30165889859199524},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28689315915107727},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2846740782260895},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.26967066526412964},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22591754794120789},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2099882960319519},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10981839895248413}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8934013247489929},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.7210146188735962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6445360779762268},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5951913595199585},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5650901794433594},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5631170868873596},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5566996932029724},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5328662395477295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4519880712032318},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4171907901763916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3277866244316101},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30783170461654663},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.30165889859199524},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28689315915107727},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2846740782260895},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26967066526412964},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22591754794120789},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2099882960319519},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10981839895248413},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10836-013-5352-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-013-5352-5","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1570685651","https://openalex.org/W1582800210","https://openalex.org/W1595368737","https://openalex.org/W1788992564","https://openalex.org/W1822961975","https://openalex.org/W1910876692","https://openalex.org/W1969130484","https://openalex.org/W1972173228","https://openalex.org/W1983621102","https://openalex.org/W1989255534","https://openalex.org/W2032997462","https://openalex.org/W2047986181","https://openalex.org/W2062585163","https://openalex.org/W2072555249","https://openalex.org/W2072671826","https://openalex.org/W2087656024","https://openalex.org/W2098300587","https://openalex.org/W2102559735","https://openalex.org/W2106669085","https://openalex.org/W2108161550","https://openalex.org/W2108561948","https://openalex.org/W2111667834","https://openalex.org/W2116254096","https://openalex.org/W2129183345","https://openalex.org/W2134283834","https://openalex.org/W2134626087","https://openalex.org/W2135129887","https://openalex.org/W2135665388","https://openalex.org/W2140826730","https://openalex.org/W2140868550","https://openalex.org/W2149483871","https://openalex.org/W2155487883","https://openalex.org/W2156643581","https://openalex.org/W2156766059","https://openalex.org/W2160162958","https://openalex.org/W2162765824","https://openalex.org/W2170018982","https://openalex.org/W2170457429"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2131499522","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W2189059878","https://openalex.org/W3088373974","https://openalex.org/W2620614665","https://openalex.org/W2110102663","https://openalex.org/W2146547687","https://openalex.org/W2049913894"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-24T06:01:01.537669","created_date":"2025-10-10T00:00:00"}