{"id":"https://openalex.org/W2013373027","doi":"https://doi.org/10.1007/s10836-008-5091-1","title":"A New Algorithm for the Selection of Control Cells in Boundary-Scan Interconnect Test","display_name":"A New Algorithm for the Selection of Control Cells in Boundary-Scan Interconnect Test","publication_year":2009,"publication_date":"2009-01-30","ids":{"openalex":"https://openalex.org/W2013373027","doi":"https://doi.org/10.1007/s10836-008-5091-1","mag":"2013373027"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-008-5091-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-008-5091-1","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002964447","display_name":"\u00c1ngel Quir\u00f3s\u2010Oloz\u00e1bal","orcid":"https://orcid.org/0000-0001-6837-9289"},"institutions":[{"id":"https://openalex.org/I39147953","display_name":"Universidad de C\u00e1diz","ror":"https://ror.org/04mxxkb11","country_code":"ES","type":"education","lineage":["https://openalex.org/I39147953"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Quiros-Olozabal","raw_affiliation_strings":["Microelectronic Circuits Design Group, University of Cadiz, Escuela Sup. de Ingenieria, C/Chile, 1-11003, Cadiz, Spain","Microelectronic Circuits Design Group, University of Cadiz, Cadiz, Spain 1-11003#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Circuits Design Group, University of Cadiz, Escuela Sup. de Ingenieria, C/Chile, 1-11003, Cadiz, Spain","institution_ids":["https://openalex.org/I39147953"]},{"raw_affiliation_string":"Microelectronic Circuits Design Group, University of Cadiz, Cadiz, Spain 1-11003#TAB#","institution_ids":["https://openalex.org/I39147953"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072850703","display_name":"Mar\u00eda-\u00c1ngeles Cifredo-Chac\u00f3n","orcid":"https://orcid.org/0000-0002-9620-116X"},"institutions":[{"id":"https://openalex.org/I39147953","display_name":"Universidad de C\u00e1diz","ror":"https://ror.org/04mxxkb11","country_code":"ES","type":"education","lineage":["https://openalex.org/I39147953"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. A. Cifredo-Chacon","raw_affiliation_strings":["Microelectronic Circuits Design Group, University of Cadiz, Escuela Sup. de Ingenieria, C/Chile, 1-11003, Cadiz, Spain","Microelectronic Circuits Design Group, University of Cadiz, Cadiz, Spain 1-11003#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Circuits Design Group, University of Cadiz, Escuela Sup. de Ingenieria, C/Chile, 1-11003, Cadiz, Spain","institution_ids":["https://openalex.org/I39147953"]},{"raw_affiliation_string":"Microelectronic Circuits Design Group, University of Cadiz, Cadiz, Spain 1-11003#TAB#","institution_ids":["https://openalex.org/I39147953"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5002964447"],"corresponding_institution_ids":["https://openalex.org/I39147953"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":0.3837,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69312075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"2-3","first_page":"187","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6952155828475952},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.6674404740333557},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.6401950716972351},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5734073519706726},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5723089575767517},{"id":"https://openalex.org/keywords/net","display_name":"Net (polyhedron)","score":0.5377794504165649},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5284364819526672},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5222461819648743},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5197746157646179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49822378158569336},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.49040699005126953},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.421551376581192},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4204178750514984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3671756982803345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3271865248680115},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.2918686270713806},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2036130428314209},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18528029322624207},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.10865014791488647},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10821294784545898},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07613298296928406},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07142376899719238}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6952155828475952},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.6674404740333557},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.6401950716972351},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5734073519706726},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5723089575767517},{"id":"https://openalex.org/C14166107","wikidata":"https://www.wikidata.org/wiki/Q253829","display_name":"Net (polyhedron)","level":2,"score":0.5377794504165649},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5284364819526672},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5222461819648743},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5197746157646179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49822378158569336},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.49040699005126953},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.421551376581192},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4204178750514984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3671756982803345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3271865248680115},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.2918686270713806},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2036130428314209},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18528029322624207},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.10865014791488647},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10821294784545898},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07613298296928406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07142376899719238},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10836-008-5091-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-008-5091-1","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W178428067","https://openalex.org/W1979477906","https://openalex.org/W2042165325","https://openalex.org/W2096691973","https://openalex.org/W2104500469","https://openalex.org/W2115871219","https://openalex.org/W2117040048","https://openalex.org/W2126529901","https://openalex.org/W2135490314","https://openalex.org/W2141695271","https://openalex.org/W2152076855","https://openalex.org/W2154811899","https://openalex.org/W2159236290","https://openalex.org/W6675893498"],"related_works":["https://openalex.org/W2098411556","https://openalex.org/W2888456858","https://openalex.org/W2543356332","https://openalex.org/W2129851282","https://openalex.org/W1592537894","https://openalex.org/W1993653991","https://openalex.org/W2159919870","https://openalex.org/W2060366923","https://openalex.org/W2164719222","https://openalex.org/W2148192154"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-08T07:41:36.138363","created_date":"2025-10-10T00:00:00"}
