{"id":"https://openalex.org/W1979404875","doi":"https://doi.org/10.1007/s10836-005-1543-z","title":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","display_name":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","publication_year":2005,"publication_date":"2005-08-25","ids":{"openalex":"https://openalex.org/W1979404875","doi":"https://doi.org/10.1007/s10836-005-1543-z","mag":"1979404875"},"language":"en","primary_location":{"id":"doi:10.1007/s10836-005-1543-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-005-1543-z","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Department of Electrical and Computer Science, University of Toronto, Toronto, ON, M5S 3G4, Canada","Department of Electrical and Computer Engineering and Department of Electrical and Computer Science, University of Toronto, Toronto, Canada M5S 3G4"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Department of Electrical and Computer Science, University of Toronto, Toronto, ON, M5S 3G4, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Department of Electrical and Computer Science, University of Toronto, Toronto, Canada M5S 3G4","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059023954","display_name":"Robert W. Chang","orcid":"https://orcid.org/0000-0003-2765-9537"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Robert Chang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, M5S 3G4, Canada","Department of Electrical & Computer Engineering, University of Toronto, Toronto, Canada M5S 3G4"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, M5S 3G4, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Toronto, Canada M5S 3G4","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Magdy S. Abadir","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, 78729, USA","Freescale Semiconductor, Inc., Austin, USA 78729"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, 78729, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, USA 78729","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077140502","display_name":"Sep Seyedi","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sep Seyedi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, M5S 3G4, Canada","Department of Electrical & Computer Engineering, University of Toronto, Toronto, Canada M5S 3G4"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, M5S 3G4, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Toronto, Canada M5S 3G4","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009841786"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.5278,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.67425335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"5","first_page":"495","last_page":"502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8614981770515442},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7421548366546631},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5205965042114258},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5022485256195068},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4622141718864441},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4143711030483246},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41273242235183716},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4113893508911133},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3746110498905182},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3555578589439392},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30661970376968384},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23427608609199524},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22892525792121887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08755984902381897},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.06866833567619324}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8614981770515442},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7421548366546631},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5205965042114258},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5022485256195068},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4622141718864441},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4143711030483246},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41273242235183716},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4113893508911133},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3746110498905182},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3555578589439392},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30661970376968384},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23427608609199524},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22892525792121887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08755984902381897},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.06866833567619324}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10836-005-1543-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10836-005-1543-z","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.65.1320","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.65.1320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~veneris/jetta4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1843392114","https://openalex.org/W1879281873","https://openalex.org/W1904003763","https://openalex.org/W1916451820","https://openalex.org/W2057339729","https://openalex.org/W2106183788","https://openalex.org/W2109508018","https://openalex.org/W2111994103","https://openalex.org/W2112770269","https://openalex.org/W2115559389","https://openalex.org/W2118098056","https://openalex.org/W2119709001","https://openalex.org/W2147897801","https://openalex.org/W2148089379","https://openalex.org/W2164897963","https://openalex.org/W2170095699","https://openalex.org/W2173124859","https://openalex.org/W4236067551"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W1493811107","https://openalex.org/W4240466429","https://openalex.org/W2117873690","https://openalex.org/W3141249762","https://openalex.org/W2137555930","https://openalex.org/W2157154381","https://openalex.org/W4253743993"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}