{"id":"https://openalex.org/W4408047555","doi":"https://doi.org/10.1007/s10766-025-00784-5","title":"FIPLib: An Image Processing Library for FPGAs Using High-Level Synthesis","display_name":"FIPLib: An Image Processing Library for FPGAs Using High-Level Synthesis","publication_year":2025,"publication_date":"2025-02-28","ids":{"openalex":"https://openalex.org/W4408047555","doi":"https://doi.org/10.1007/s10766-025-00784-5"},"language":"en","primary_location":{"id":"doi:10.1007/s10766-025-00784-5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-025-00784-5","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10766-025-00784-5.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s10766-025-00784-5.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069833889","display_name":"Paolo Palazzari","orcid":"https://orcid.org/0009-0003-2569-263X"},"institutions":[{"id":"https://openalex.org/I110120368","display_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","ror":"https://ror.org/02an8es95","country_code":"IT","type":"government","lineage":["https://openalex.org/I110120368"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Paolo Palazzari","raw_affiliation_strings":["ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy","institution_ids":["https://openalex.org/I110120368"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026590194","display_name":"Marco Faltelli","orcid":"https://orcid.org/0000-0001-5333-3114"},"institutions":[{"id":"https://openalex.org/I110120368","display_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","ror":"https://ror.org/02an8es95","country_code":"IT","type":"government","lineage":["https://openalex.org/I110120368"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Faltelli","raw_affiliation_strings":["ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy","institution_ids":["https://openalex.org/I110120368"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042787689","display_name":"F. Iannone","orcid":"https://orcid.org/0000-0002-8620-6354"},"institutions":[{"id":"https://openalex.org/I110120368","display_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","ror":"https://ror.org/02an8es95","country_code":"IT","type":"government","lineage":["https://openalex.org/I110120368"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Iannone","raw_affiliation_strings":["ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENEA, C.R. Casaccia, Via Anguillarese 301, 00123, Rome, Italy","institution_ids":["https://openalex.org/I110120368"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069833889"],"corresponding_institution_ids":["https://openalex.org/I110120368"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":{"value":2290,"currency":"EUR","value_usd":2890},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02511183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"53","issue":"2","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8232537508010864},{"id":"https://openalex.org/keywords/theory-of-computation","display_name":"Theory of computation","score":0.655055046081543},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6219764351844788},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.594847559928894},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5430471897125244},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5172293782234192},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49040937423706055},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4769805371761322},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.34039610624313354},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.32789212465286255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2980089783668518},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2946280241012573},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.27278953790664673}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8232537508010864},{"id":"https://openalex.org/C24858836","wikidata":"https://www.wikidata.org/wiki/Q844718","display_name":"Theory of computation","level":2,"score":0.655055046081543},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6219764351844788},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.594847559928894},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5430471897125244},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5172293782234192},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49040937423706055},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4769805371761322},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.34039610624313354},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.32789212465286255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2980089783668518},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2946280241012573},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27278953790664673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10766-025-00784-5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-025-00784-5","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10766-025-00784-5.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1007/s10766-025-00784-5","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-025-00784-5","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10766-025-00784-5.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4408047555.pdf"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1995926296","https://openalex.org/W2075285664","https://openalex.org/W2141389982","https://openalex.org/W2154237975","https://openalex.org/W2343695530","https://openalex.org/W2727518342","https://openalex.org/W2906720721","https://openalex.org/W2921299858","https://openalex.org/W2930166203","https://openalex.org/W2940678133","https://openalex.org/W2965571038","https://openalex.org/W3007436455","https://openalex.org/W3086850981","https://openalex.org/W3196417746"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"Abstract":[0],"This":[1,70],"paper":[2],"investigates":[3],"the":[4,20,27,31,45,56,67,88,97,129],"use":[5],"of":[6,58,87,99,107],"High-Level":[7],"Synthesis":[8],"(HLS)":[9],"for":[10,64],"designing":[11],"parallel":[12,39,47,73,93],"hardware":[13],"architectures":[14],"on":[15],"FPGAs.":[16],"HLS":[17,32,54],"compilers,":[18],"like":[19],"one":[21],"used":[22],"in":[23,49,105],"Vitis":[24],"HLS,":[25],"extract":[26],"available":[28],"parallelism":[29],"so":[30],"languages":[33],"should":[34,41],"be":[35,42],"thought":[36],"as":[37],"inherently":[38],"and":[40,91,109,128,133],"programmed":[43,141],"with":[44],"target":[46],"architecture":[48],"mind.":[50],"We":[51,112],"discuss":[52],"how":[53],"facilitated":[55],"development":[57],"FIPLib,":[59],"an":[60,85],"image":[61,120],"processing":[62,121],"library":[63,71,127],"FPGAs,":[65],"leveraging":[66],"streaming":[68,81],"model.":[69],"comprises":[72],"kernels":[74],"connected":[75],"through":[76,142],"streams":[77],"to":[78],"implement":[79],"a":[80,114],"data-flow":[82],"computation.":[83],"Following":[84],"overview":[86],"library\u2019s":[89],"functionalities":[90],"its":[92],"implementation,":[94],"we":[95],"present":[96],"benefits":[98],"adopting":[100],"this":[101],"FPGA":[102,126],"library,":[103],"particularly":[104],"terms":[106],"speed":[108],"power":[110,150],"consumption.":[111,151],"conduct":[113],"comparative":[115],"analysis":[116],"by":[117],"implementing":[118],"two":[119],"algorithms":[122],"using":[123],"both":[124],"our":[125],"equivalent":[130],"OpenCV":[131],"CPU":[132],"GPU":[134],"implementation.":[135],"The":[136],"results":[137],"demonstrate":[138],"that":[139],"FPGAs":[140],"FIPLib":[143],"can":[144],"significantly":[145],"accelerate":[146],"computations":[147],"and/or":[148],"reduce":[149]},"counts_by_year":[],"updated_date":"2026-06-13T06:13:01.061226","created_date":"2025-10-10T00:00:00"}