{"id":"https://openalex.org/W4392157737","doi":"https://doi.org/10.1007/s10766-024-00761-4","title":"ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation","display_name":"ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation","publication_year":2024,"publication_date":"2024-02-26","ids":{"openalex":"https://openalex.org/W4392157737","doi":"https://doi.org/10.1007/s10766-024-00761-4"},"language":"en","primary_location":{"id":"doi:10.1007/s10766-024-00761-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-024-00761-4","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1007/s10766-024-00761-4","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084420100","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-1906-216X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Robert Balas","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063229090","display_name":"Giovanni Bambini","orcid":"https://orcid.org/0000-0002-5248-1964"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Bambini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101970601","display_name":"Antonio Del Vecchio","orcid":"https://orcid.org/0000-0003-4566-5762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Del Vecchio","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048259757","display_name":"Maicol Ciani","orcid":"https://orcid.org/0009-0003-7861-9129"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maicol Ciani","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, 8092, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047906923","display_name":"Andrea Bartolini","orcid":"https://orcid.org/0000-0002-1148-2450"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bartolini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, 40136, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5017154351"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":{"value":2290,"currency":"EUR","value_usd":2890},"fwci":4.3419,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.95280787,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"52","issue":"1-2","first_page":"93","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7619893550872803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6307530999183655},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4886189103126526},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.484169065952301},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4734489619731903},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.4317966401576996},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4315144717693329},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.4285370111465454},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.413967102766037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32575470209121704},{"id":"https://openalex.org/keywords/power-control","display_name":"Power control","score":0.30582284927368164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26345372200012207},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2371569573879242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20949402451515198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7619893550872803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6307530999183655},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4886189103126526},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.484169065952301},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4734489619731903},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.4317966401576996},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4315144717693329},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.4285370111465454},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.413967102766037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32575470209121704},{"id":"https://openalex.org/C56685638","wikidata":"https://www.wikidata.org/wiki/Q2300474","display_name":"Power control","level":3,"score":0.30582284927368164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26345372200012207},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2371569573879242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20949402451515198},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10766-024-00761-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-024-00761-4","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/963433","is_oa":true,"landing_page_url":"https://hdl.handle.net/11585/963433","pdf_url":"https://cris.unibo.it/bitstream/11585/963433/1/ControlPULP%20A%20RISC-V%20On-Chip%20Parallel%20Power%20Controller%20for%20Many-Core%20HPC%20Processors%20with%20FPGA-Based%20Hardware-In-The-Loop%20Power%20and%20Thermal%20Emulation.pdf","source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1007/s10766-024-00761-4","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-024-00761-4","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2796667630","display_name":null,"funder_award_id":"101034126","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G7331901853","display_name":null,"funder_award_id":"EU H2020","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G7625465721","display_name":null,"funder_award_id":"101036168","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320321652","display_name":"Eidgen\u00f6ssische Technische Hochschule Z\u00fcrich","ror":"https://ror.org/05a28rw58"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1643721902","https://openalex.org/W1919521996","https://openalex.org/W1970825693","https://openalex.org/W1992327814","https://openalex.org/W2003482950","https://openalex.org/W2021027470","https://openalex.org/W2026320578","https://openalex.org/W2034601508","https://openalex.org/W2070525241","https://openalex.org/W2137280659","https://openalex.org/W2169875292","https://openalex.org/W2171546919","https://openalex.org/W2490345425","https://openalex.org/W2725179571","https://openalex.org/W2765674462","https://openalex.org/W2898566692","https://openalex.org/W2947855954","https://openalex.org/W2980212104","https://openalex.org/W3033308515","https://openalex.org/W3103905023","https://openalex.org/W3116868175","https://openalex.org/W3190679134","https://openalex.org/W3213434933","https://openalex.org/W4213324024","https://openalex.org/W4250176405","https://openalex.org/W4280574165","https://openalex.org/W4285113201","https://openalex.org/W4291214043","https://openalex.org/W4313005971"],"related_works":["https://openalex.org/W1577270866","https://openalex.org/W2111863355","https://openalex.org/W2027390683","https://openalex.org/W3144941633","https://openalex.org/W1642255152","https://openalex.org/W2898122376","https://openalex.org/W1982089004","https://openalex.org/W2116972085","https://openalex.org/W1965052050","https://openalex.org/W2735584550"],"abstract_inverted_index":{"Abstract":[0],"High-performance":[1],"computing":[2],"(HPC)":[3],"processors":[4,31],"are":[5,42,56],"nowadays":[6],"integrated":[7],"cyber-physical":[8],"systems":[9],"demanding":[10],"complex":[11],"and":[12,16,52,73,76,107,196],"high-bandwidth":[13],"closed-loop":[14,202],"power":[15,28,35,71,118,129,140,169,224],"thermal":[17,222],"control":[18,62,130,174,243],"strategies.":[19],"To":[20],"efficiently":[21],"satisfy":[22],"real-time":[23,117],"multi-input":[24],"multi-output":[25],"(MIMO)":[26],"optimal":[27],"requirements,":[29],"high-end":[30],"integrate":[32],"an":[33,83,200,241],"on-die":[34],"controller":[36],"system":[37],"(PCS).":[38],"While":[39],"traditional":[40],"PCSs":[41],"based":[43],"on":[44,123],"a":[45,92,101,108,127,139,144,177,186,215,227],"simple":[46],"microcontroller":[47],"(MCU)-class":[48],"core,":[49],"more":[50,167],"scalable":[51,102],"flexible":[53],"PCS":[54,88,195],"architectures":[55],"required":[57],"to":[58,125,163],"support":[59],"advanced":[60,168],"MIMO":[61],"algorithms":[63,171],"for":[64,112],"managing":[65],"the":[66,113,153,157,173,183,194,207,220,235],"ever-increasing":[67],"number":[68],"of":[69,91,116,185],"cores,":[70],"states,":[72],"process,":[74],"voltage,":[75],"temperature":[77],"variability.":[78],"This":[79],"paper":[80],"presents":[81],"ControlPULP,":[82],"open-source,":[84],"HW/SW":[85],"RISC-V":[86],"parallel":[87,114],"platform":[89],"consisting":[90],"single-core":[93,164],"MCU":[94],"with":[95,100,214,240],"fast":[96],"interrupt":[97],"handling":[98],"coupled":[99],"multi-core":[103,154],"programmable":[104],"cluster":[105,155],"accelerator":[106],"specialized":[109],"DMA":[110],"engine":[111],"acceleration":[115],"management":[119,141,170],"policies.":[120],"ControlPULP":[121,137],"relies":[122],"FreeRTOS":[124],"schedule":[126],"reactive":[128],"firmware":[131],"(PCF)":[132],"application":[133],"layer.":[134],"We":[135,149,191],"demonstrate":[136],"in":[138],"use-case":[142],"targeting":[143],"next-generation":[145],"72-core":[146],"HPC":[147,188],"processor.":[148],"first":[150],"show":[151,233],"that":[152,205,234],"accelerates":[156],"PCF,":[158],"achieving":[159,211],"4.9x":[160],"speedup":[161],"compared":[162],"execution,":[165],"enabling":[166],"within":[172,218],"hyper-period":[175],"at":[176],"shallow":[178],"area":[179,184],"overhead,":[180],"about":[181],"0.1%":[182],"modern":[187],"CPU":[189],"die.":[190],"then":[192],"assess":[193],"PCF":[197,237],"by":[198],"designing":[199],"FPGA-based,":[201],"emulation":[203],"framework":[204],"leverages":[206],"heterogeneous":[208],"SoCs":[209],"paradigm,":[210],"DVFS":[212],"tracking":[213],"mean":[216],"deviation":[217],"3%":[219],"plant\u2019s":[221],"design":[223],"(TDP)":[225],"against":[226],"software-equivalent":[228],"model-in-the-loop":[229],"approach.":[230],"Finally,":[231],"we":[232],"proposed":[236],"compares":[238],"favorably":[239],"industry-grade":[242],"algorithm":[244],"under":[245],"computational-intensive":[246],"workloads.":[247]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2024-02-27T00:00:00"}