{"id":"https://openalex.org/W2062891029","doi":"https://doi.org/10.1007/s10766-014-0338-1","title":"List Scheduling in Embedded Systems Under Memory Constraints","display_name":"List Scheduling in Embedded Systems Under Memory Constraints","publication_year":2014,"publication_date":"2014-11-12","ids":{"openalex":"https://openalex.org/W2062891029","doi":"https://doi.org/10.1007/s10766-014-0338-1","mag":"2062891029"},"language":"en","primary_location":{"id":"doi:10.1007/s10766-014-0338-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10766-014-0338-1","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-01087067","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008541170","display_name":"Paul-Antoine Arras","orcid":"https://orcid.org/0000-0002-1491-3180"},"institutions":[{"id":"https://openalex.org/I4210142254","display_name":"Laboratoire Bordelais de Recherche en Informatique","ror":"https://ror.org/03adqg323","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210142254","https://openalex.org/I4210159245","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210131512","display_name":"Centre de Recherche Inria Bordeaux - Sud-Ouest","ror":"https://ror.org/03tjcj052","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210131512"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Paul-Antoine Arras","raw_affiliation_strings":["Inria Bordeaux Sud-Ouest, Talence, France","STMicroelectronics, Grenoble, France","University of Bordeaux, Bordeaux, France","ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)","LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)","TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing (200, avenue de la Vieille Tour \r\n33405 Talence cedex  - France)"],"affiliations":[{"raw_affiliation_string":"Inria Bordeaux Sud-Ouest, Talence, France","institution_ids":["https://openalex.org/I4210131512"]},{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"University of Bordeaux, Bordeaux, France","institution_ids":["https://openalex.org/I15057530"]},{"raw_affiliation_string":"ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)","institution_ids":["https://openalex.org/I4210142254"]},{"raw_affiliation_string":"TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing (200, avenue de la Vieille Tour \r\n33405 Talence cedex  - France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061761569","display_name":"Didier Fuin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Didier Fuin","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005797486","display_name":"Emmanuel Jeannot","orcid":"https://orcid.org/0000-0002-3956-2997"},"institutions":[{"id":"https://openalex.org/I4210131512","display_name":"Centre de Recherche Inria Bordeaux - Sud-Ouest","ror":"https://ror.org/03tjcj052","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210131512"]},{"id":"https://openalex.org/I4210142254","display_name":"Laboratoire Bordelais de Recherche en Informatique","ror":"https://ror.org/03adqg323","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210142254","https://openalex.org/I4210159245","https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Jeannot","raw_affiliation_strings":["Inria Bordeaux Sud-Ouest, Talence, France","TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing (200, avenue de la Vieille Tour \r\n33405 Talence cedex  - France)","LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)"],"affiliations":[{"raw_affiliation_string":"Inria Bordeaux Sud-Ouest, Talence, France","institution_ids":["https://openalex.org/I4210131512"]},{"raw_affiliation_string":"TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing (200, avenue de la Vieille Tour \r\n33405 Talence cedex  - France)","institution_ids":[]},{"raw_affiliation_string":"LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)","institution_ids":["https://openalex.org/I4210142254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085408701","display_name":"Arthur Stoutchinin","orcid":"https://orcid.org/0000-0002-7650-9570"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arthur Stoutchinin","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"ST-GRENOBLE - STMicroelectronics [Grenoble] (12 r Jules Horowitz 38000 Grenoble - France)","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034102439","display_name":"Samuel Thibault","orcid":"https://orcid.org/0000-0001-6411-809X"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210131512","display_name":"Centre de Recherche Inria Bordeaux - Sud-Ouest","ror":"https://ror.org/03tjcj052","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210131512"]},{"id":"https://openalex.org/I4210142254","display_name":"Laboratoire Bordelais de Recherche en Informatique","ror":"https://ror.org/03adqg323","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210142254","https://openalex.org/I4210159245","https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Samuel Thibault","raw_affiliation_strings":["Inria Bordeaux Sud-Ouest, Talence, France","University of Bordeaux, Bordeaux, France","STORM - STatic Optimizations, Runtime Methods (200, avenue de la Vieille Tour \r\n33405 Talence cedex \r\n - France)","LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)"],"affiliations":[{"raw_affiliation_string":"Inria Bordeaux Sud-Ouest, Talence, France","institution_ids":["https://openalex.org/I4210131512"]},{"raw_affiliation_string":"University of Bordeaux, Bordeaux, France","institution_ids":["https://openalex.org/I15057530"]},{"raw_affiliation_string":"STORM - STatic Optimizations, Runtime Methods (200, avenue de la Vieille Tour \r\n33405 Talence cedex \r\n - France)","institution_ids":[]},{"raw_affiliation_string":"LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)","institution_ids":["https://openalex.org/I4210142254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5008541170"],"corresponding_institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210104693","https://openalex.org/I4210131512","https://openalex.org/I4210142254"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":null,"fwci":0.3159,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60702903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"43","issue":"6","first_page":"1103","last_page":"1128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.833715558052063},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7296695709228516},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6095001101493835},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5810785889625549},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.5218811631202698},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4699915647506714},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.469374418258667},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4626499116420746},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.46063053607940674},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4495472013950348},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23150089383125305},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.20411112904548645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17595648765563965},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.07890266180038452},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07009780406951904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.833715558052063},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7296695709228516},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6095001101493835},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5810785889625549},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.5218811631202698},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4699915647506714},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.469374418258667},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4626499116420746},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.46063053607940674},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4495472013950348},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23150089383125305},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.20411112904548645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17595648765563965},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.07890266180038452},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07009780406951904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10766-014-0338-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10766-014-0338-1","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01087067v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01087067","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Parallel Programming, 2015, 43 (6), pp.1103-1128. ⟨10.1007/s10766-014-0338-1⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01087067v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01087067","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Parallel Programming, 2015, 43 (6), pp.1103-1128. ⟨10.1007/s10766-014-0338-1⟩","raw_type":"Journal articles"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W161204238","https://openalex.org/W964861289","https://openalex.org/W1587897736","https://openalex.org/W1649344387","https://openalex.org/W1882278652","https://openalex.org/W1958965543","https://openalex.org/W1974927420","https://openalex.org/W1982838361","https://openalex.org/W2003804316","https://openalex.org/W2040466547","https://openalex.org/W2046382262","https://openalex.org/W2051819945","https://openalex.org/W2054613700","https://openalex.org/W2056304107","https://openalex.org/W2057108708","https://openalex.org/W2076318470","https://openalex.org/W2082169624","https://openalex.org/W2091095932","https://openalex.org/W2091158003","https://openalex.org/W2093100591","https://openalex.org/W2097911714","https://openalex.org/W2098052035","https://openalex.org/W2104922219","https://openalex.org/W2113487338","https://openalex.org/W2120792293","https://openalex.org/W2140199336","https://openalex.org/W2142404721","https://openalex.org/W2152083054","https://openalex.org/W2171220447","https://openalex.org/W2576116471","https://openalex.org/W3144068561","https://openalex.org/W4254228869"],"related_works":["https://openalex.org/W3036719625","https://openalex.org/W2010484697","https://openalex.org/W2545511463","https://openalex.org/W2372008037","https://openalex.org/W2184166483","https://openalex.org/W2978148977","https://openalex.org/W2106332846","https://openalex.org/W1545991362","https://openalex.org/W2365679959","https://openalex.org/W2134269501"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}