{"id":"https://openalex.org/W2021739830","doi":"https://doi.org/10.1007/s10766-007-0062-1","title":"Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture","display_name":"Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture","publication_year":2008,"publication_date":"2008-01-23","ids":{"openalex":"https://openalex.org/W2021739830","doi":"https://doi.org/10.1007/s10766-007-0062-1","mag":"2021739830"},"language":"en","primary_location":{"id":"doi:10.1007/s10766-007-0062-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10766-007-0062-1","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037920964","display_name":"P. Rounce","orcid":null},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Peter A. Rounce","raw_affiliation_strings":["Department of Computer Science, University College London, Gower Street, London, WC1E 6BT, UK","Dept. of Comput. Sci., Univ. Coll. London, London, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University College London, Gower Street, London, WC1E 6BT, UK","institution_ids":["https://openalex.org/I45129253"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. Coll. London, London, UK#TAB#","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005735333","display_name":"Alberto F. De Souza","orcid":"https://orcid.org/0000-0003-1561-8447"},"institutions":[{"id":"https://openalex.org/I51235708","display_name":"Universidade Federal do Esp\u00edrito Santo","ror":"https://ror.org/05sxf4h28","country_code":"BR","type":"education","lineage":["https://openalex.org/I51235708"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alberto F. De Souza","raw_affiliation_strings":["Departamento de Inform\u00e1tica, Universidade Federal do Esp\u00edrito Santo, Av. Fernando Ferrari, 514, Vitoria, 29075-910, ES, Brazil","Departamento de Inform\u00e1tica; Universidade Federal do Espirito Santo; Vit\u00f3ria ES Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Inform\u00e1tica, Universidade Federal do Esp\u00edrito Santo, Av. Fernando Ferrari, 514, Vitoria, 29075-910, ES, Brazil","institution_ids":["https://openalex.org/I51235708"]},{"raw_affiliation_string":"Departamento de Inform\u00e1tica; Universidade Federal do Espirito Santo; Vit\u00f3ria ES Brazil","institution_ids":["https://openalex.org/I51235708"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037920964"],"corresponding_institution_ids":["https://openalex.org/I45129253"],"apc_list":{"value":2890,"currency":"USD","value_usd":2890},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07462308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":"2","first_page":"184","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.915442943572998},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7220832109451294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5888644456863403},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5874661207199097},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.5780009031295776},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5730018615722656},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5192487239837646},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5099159479141235},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4968307316303253},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4825441241264343},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4822607636451721},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.45644691586494446},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4217323064804077},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41435492038726807},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.379690557718277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3759165406227112},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3288560211658478},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.30914509296417236},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.19164511561393738},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10979771614074707}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.915442943572998},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7220832109451294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5888644456863403},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5874661207199097},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.5780009031295776},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5730018615722656},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5192487239837646},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5099159479141235},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4968307316303253},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4825441241264343},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4822607636451721},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.45644691586494446},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4217323064804077},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41435492038726807},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.379690557718277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3759165406227112},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3288560211658478},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.30914509296417236},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.19164511561393738},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10979771614074707},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10766-007-0062-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10766-007-0062-1","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1498803287","https://openalex.org/W1808771236","https://openalex.org/W2016285626","https://openalex.org/W2043724035","https://openalex.org/W2063255488","https://openalex.org/W2100504535","https://openalex.org/W2103065543","https://openalex.org/W2104932676","https://openalex.org/W2117503678","https://openalex.org/W2120230074","https://openalex.org/W2139340904","https://openalex.org/W2154348160","https://openalex.org/W2155079410","https://openalex.org/W2164228393","https://openalex.org/W2169040626","https://openalex.org/W2169229905","https://openalex.org/W2197000251","https://openalex.org/W2251133682","https://openalex.org/W4205860147","https://openalex.org/W4213228224","https://openalex.org/W4252934402"],"related_works":["https://openalex.org/W2090327856","https://openalex.org/W2024285967","https://openalex.org/W1538969934","https://openalex.org/W2533681803","https://openalex.org/W2369107724","https://openalex.org/W2366153089","https://openalex.org/W2170860052","https://openalex.org/W37057355","https://openalex.org/W4249996369","https://openalex.org/W2021739830"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}