{"id":"https://openalex.org/W2756079799","doi":"https://doi.org/10.1007/s10703-017-0299-2","title":"A methodology to take credit for high-level verification during RTL verification","display_name":"A methodology to take credit for high-level verification during RTL verification","publication_year":2017,"publication_date":"2017-09-19","ids":{"openalex":"https://openalex.org/W2756079799","doi":"https://doi.org/10.1007/s10703-017-0299-2","mag":"2756079799"},"language":"en","primary_location":{"id":"doi:10.1007/s10703-017-0299-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10703-017-0299-2","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084109370","display_name":"Fr\u00e9d\u00e9ric Doucet","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frederic Doucet","raw_affiliation_strings":["Qualcomm Technologies, Inc., 1700 Technology Dr, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc., 1700 Technology Dr, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034009786","display_name":"Robert P. Kurshan","orcid":"https://orcid.org/0000-0002-4232-6530"},"institutions":[{"id":"https://openalex.org/I4210107408","display_name":"New York Proton Center","ror":"https://ror.org/01m7v2988","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210107408"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Robert Kurshan","raw_affiliation_strings":["New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-4232-6530","affiliations":[{"raw_affiliation_string":"New York, NY, USA","institution_ids":["https://openalex.org/I4210107408"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034009786"],"corresponding_institution_ids":["https://openalex.org/I4210107408"],"apc_list":{"value":2690,"currency":"EUR","value_usd":3490},"apc_paid":null,"fwci":0.237,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58032544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"51","issue":"2","first_page":"395","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.8477047085762024},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.7990033626556396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7931641340255737},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7267435193061829},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.653046727180481},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.633380115032196},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.6175538301467896},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5702521204948425},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5379437208175659},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48114168643951416},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4653419256210327},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4624950885772705},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46116963028907776},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4423469007015228},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4126131236553192},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39190196990966797},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3290878236293793},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13246411085128784},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09128260612487793},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.07784005999565125},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.0653923749923706}],"concepts":[{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.8477047085762024},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.7990033626556396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7931641340255737},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7267435193061829},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.653046727180481},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.633380115032196},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.6175538301467896},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5702521204948425},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5379437208175659},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48114168643951416},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4653419256210327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4624950885772705},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46116963028907776},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4423469007015228},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4126131236553192},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39190196990966797},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3290878236293793},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13246411085128784},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09128260612487793},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.07784005999565125},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0653923749923706},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10703-017-0299-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10703-017-0299-2","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W437719240","https://openalex.org/W1510454827","https://openalex.org/W1531255527","https://openalex.org/W1586502670","https://openalex.org/W1605593319","https://openalex.org/W1796633467","https://openalex.org/W1918351269","https://openalex.org/W1979684285","https://openalex.org/W2028113097","https://openalex.org/W2047258761","https://openalex.org/W2065799518","https://openalex.org/W2072922398","https://openalex.org/W2072961973","https://openalex.org/W2074070820","https://openalex.org/W2081938726","https://openalex.org/W2099529102","https://openalex.org/W2119341106","https://openalex.org/W2123459237","https://openalex.org/W2129395888","https://openalex.org/W2137480690","https://openalex.org/W2148740615","https://openalex.org/W2148862936","https://openalex.org/W2151835341","https://openalex.org/W2159627717","https://openalex.org/W2168976370","https://openalex.org/W2293259408","https://openalex.org/W2305988514","https://openalex.org/W2414818575","https://openalex.org/W2415471432","https://openalex.org/W2735546981","https://openalex.org/W2912904668","https://openalex.org/W3148358046","https://openalex.org/W4231551785","https://openalex.org/W4243466884","https://openalex.org/W4250884204"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W2535719568","https://openalex.org/W1985271980","https://openalex.org/W2135756607","https://openalex.org/W2138343703","https://openalex.org/W2165346564","https://openalex.org/W4255789569","https://openalex.org/W2004066214"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}