{"id":"https://openalex.org/W2028924344","doi":"https://doi.org/10.1007/s10703-009-0086-9","title":"Advanced methods for equivalence checking of analog circuits with strong nonlinearities","display_name":"Advanced methods for equivalence checking of analog circuits with strong nonlinearities","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2028924344","doi":"https://doi.org/10.1007/s10703-009-0086-9","mag":"2028924344"},"language":"en","primary_location":{"id":"doi:10.1007/s10703-009-0086-9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10703-009-0086-9","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080174920","display_name":"Sebastian Steinhorst","orcid":"https://orcid.org/0000-0002-4096-2584"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Steinhorst","raw_affiliation_strings":["Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Robert-Mayer-Str. 11-15, 60325, Frankfurt/Main, Germany","Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Robert-Mayer-Str. 11-15, 60325, Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325#TAB#","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Robert-Mayer-Str. 11-15, 60325, Frankfurt/Main, Germany","Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Robert-Mayer-Str. 11-15, 60325, Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325#TAB#","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2690,"currency":"EUR","value_usd":3490},"apc_paid":null,"fwci":2.1362,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.87410363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"36","issue":"2","first_page":"131","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.8513543605804443},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.8031288981437683},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.660086989402771},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6008744835853577},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5943882465362549},{"id":"https://openalex.org/keywords/eigenvalues-and-eigenvectors","display_name":"Eigenvalues and eigenvectors","score":0.5939050912857056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5635151863098145},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.5514644980430603},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5175585150718689},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4362368881702423},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4345276355743408},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4295364022254944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39435288310050964},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.3512011170387268},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32194554805755615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12189066410064697},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.11888206005096436},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08107185363769531},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07685065269470215}],"concepts":[{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.8513543605804443},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.8031288981437683},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.660086989402771},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6008744835853577},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5943882465362549},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.5939050912857056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5635151863098145},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.5514644980430603},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5175585150718689},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4362368881702423},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4345276355743408},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4295364022254944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39435288310050964},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.3512011170387268},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32194554805755615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12189066410064697},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.11888206005096436},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08107185363769531},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07685065269470215},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10703-009-0086-9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10703-009-0086-9","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W28839159","https://openalex.org/W67485690","https://openalex.org/W77078696","https://openalex.org/W1543116478","https://openalex.org/W1552364278","https://openalex.org/W1570732927","https://openalex.org/W1576278728","https://openalex.org/W1599033249","https://openalex.org/W2075867689","https://openalex.org/W2097178696","https://openalex.org/W2104439088","https://openalex.org/W2106026059","https://openalex.org/W2117350447","https://openalex.org/W2119830310","https://openalex.org/W2128919817","https://openalex.org/W2139030761","https://openalex.org/W2144275718","https://openalex.org/W2153957100","https://openalex.org/W2165276844","https://openalex.org/W3150510002","https://openalex.org/W4246719277","https://openalex.org/W4256429711"],"related_works":["https://openalex.org/W2884574904","https://openalex.org/W2171786655","https://openalex.org/W1583869287","https://openalex.org/W2365988016","https://openalex.org/W1547517160","https://openalex.org/W113732979","https://openalex.org/W2060070465","https://openalex.org/W2372104150","https://openalex.org/W1593793497","https://openalex.org/W2159970028"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}