{"id":"https://openalex.org/W4281788215","doi":"https://doi.org/10.1007/s10617-022-09259-z","title":"Optimization based on the minimum maximal k-partial-matching problem of finite states machines with input multiplexing","display_name":"Optimization based on the minimum maximal k-partial-matching problem of finite states machines with input multiplexing","publication_year":2022,"publication_date":"2022-06-01","ids":{"openalex":"https://openalex.org/W4281788215","doi":"https://doi.org/10.1007/s10617-022-09259-z"},"language":"en","primary_location":{"id":"doi:10.1007/s10617-022-09259-z","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10617-022-09259-z","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10617-022-09259-z.pdf","source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007/s10617-022-09259-z.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087818740","display_name":"Ignacio Garc\u00eda-Vargas","orcid":"https://orcid.org/0000-0001-8420-8770"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Ignacio Garcia-Vargas","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Avda. Reina Mercedes s/n, 41012, Seville, Spain","Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Avda. Reina Mercedes s/n, 41012, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014335296","display_name":"Raouf Senhadji-Navarro","orcid":"https://orcid.org/0000-0002-2838-9367"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Raouf Senhadji-Navarro","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Avda. Reina Mercedes s/n, 41012, Seville, Spain","Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Avda. Reina Mercedes s/n, 41012, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, E.T.S. Ingenier\u00eda Inform\u00e1tica, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014335296","https://openalex.org/A5087818740"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3190},"apc_paid":{"value":2490,"currency":"EUR","value_usd":3190},"fwci":0.467,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58592207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"26","issue":"2","first_page":"83","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7638863325119019},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7044886350631714},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6150607466697693},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6116390824317932},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5880775451660156},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5475566983222961},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5327444076538086},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4819238483905792},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.46974045038223267},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.45150813460350037},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4171196222305298},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4029197096824646},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3566744327545166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35307741165161133},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19658511877059937},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17573454976081848}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7638863325119019},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7044886350631714},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6150607466697693},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6116390824317932},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5880775451660156},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5475566983222961},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5327444076538086},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4819238483905792},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.46974045038223267},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.45150813460350037},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4171196222305298},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4029197096824646},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3566744327545166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35307741165161133},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19658511877059937},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17573454976081848},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10617-022-09259-z","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10617-022-09259-z","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10617-022-09259-z.pdf","source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:idus.us.es:11441/144289","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/144289","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1007/s10617-022-09259-z","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10617-022-09259-z","pdf_url":"https://link.springer.com/content/pdf/10.1007/s10617-022-09259-z.pdf","source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310967","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4281788215.pdf","grobid_xml":"https://content.openalex.org/works/W4281788215.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W79431907","https://openalex.org/W1982157141","https://openalex.org/W1987110199","https://openalex.org/W2017501663","https://openalex.org/W2020599877","https://openalex.org/W2021407120","https://openalex.org/W2060429446","https://openalex.org/W2095875131","https://openalex.org/W2098773085","https://openalex.org/W2140043891","https://openalex.org/W2339508545","https://openalex.org/W2929414739","https://openalex.org/W3033861716","https://openalex.org/W3160895269","https://openalex.org/W4236127247","https://openalex.org/W4245606981"],"related_works":["https://openalex.org/W2990962948","https://openalex.org/W2084169748","https://openalex.org/W2127529229","https://openalex.org/W1822998120","https://openalex.org/W2803475965","https://openalex.org/W3026940965","https://openalex.org/W2065192738","https://openalex.org/W2035752093","https://openalex.org/W4232940367","https://openalex.org/W4210264611"],"abstract_inverted_index":{"Abstract":[0],"Finite":[1,19],"State":[2,20],"Machines":[3,21],"with":[4,193,215],"Input":[5],"Multiplexing":[6],"(FSMIMs)":[7],"were":[8],"proposed":[9,202],"in":[10,38,43,167],"previous":[11,197],"work":[12],"as":[13],"a":[14,80,144,161],"technique":[15],"for":[16,135],"efficient":[17],"mapping":[18],"(FSMs)":[22],"into":[23,175],"ROM":[24,223],"memory.":[25],"In":[26,199],"this":[27],"paper,":[28],"we":[29,110],"present":[30,111],"new":[31,145,182],"contributions":[32],"to":[33,114,177,195,217,225],"the":[34,39,57,60,66,70,73,76,85,94,97,104,107,120,132,136,140,149,164,169,187,196,201,209],"optimization":[35,183],"process":[36,51,184],"involved":[37],"implementation":[40,179],"of":[41,53,59,62,65,72,75,87,96,129,148,163,171,189,211],"FSMIMs":[42],"Field":[44],"Programmable":[45],"Gate":[46],"Array":[47],"(FPGA)":[48],"devices.":[49],"This":[50,78],"consists":[52],"two":[54,112],"stages:":[55],"(1)":[56],"simplification":[58],"bank":[61],"input":[63],"selectors":[64],"FSMIM,":[67],"and":[68,92,139,151,213,224],"(2)":[69],"reduction":[71],"depth":[74],"ROM.":[77,105],"has":[79],"significant":[81],"impact":[82],"both":[83],"on":[84,93,119,143,222,228],"number":[86,95,188],"used":[88,190],"Look-Up":[89],"Tables":[90],"(LUTs)":[91],"Embedded":[98],"Memory":[99],"Blocks":[100],"(EMBs)":[101],"required":[102],"by":[103],"For":[106],"first":[108],"stage,":[109,166],"approaches":[113,203],"optimize":[115],"FSMIM":[116],"implementations":[117,220],"based":[118,142,221,227],"Minimum":[121],"Maximal":[122],"k":[123],"-Partial":[124],"Matching":[125],"(MMKPM)":[126],"problem:":[127],"one":[128],"them":[130],"applies":[131],"greedy":[133],"algorithm":[134],"MMKPM":[137,150],"problem,":[138],"other":[141],"multiobjetive":[146],"variant":[147],"its":[152],"corresponding":[153],"Integer":[154],"Linear":[155],"Programing":[156],"formulation.":[157],"We":[158],"also":[159],"propose":[160],"modification":[162],"second":[165],"which":[168],"characteristics":[170],"EMBs":[172,212],"are":[173],"taken":[174],"account":[176],"improve":[178],"results.":[180],"The":[181],"significantly":[185],"reduces":[186],"FPGA":[191],"resources":[192],"respect":[194,216],"one.":[198],"addition,":[200],"achieve":[204],"an":[205],"adequate":[206],"trade-off":[207],"between":[208],"usage":[210],"LUTs":[214],"conventional":[218],"FSM":[219],"those":[226],"LUT.":[229]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}