{"id":"https://openalex.org/W2003210967","doi":"https://doi.org/10.1007/s10617-008-9033-z","title":"Sequential equivalence checking between system level and RTL descriptions","display_name":"Sequential equivalence checking between system level and RTL descriptions","publication_year":2008,"publication_date":"2008-11-26","ids":{"openalex":"https://openalex.org/W2003210967","doi":"https://doi.org/10.1007/s10617-008-9033-z","mag":"2003210967"},"language":"en","primary_location":{"id":"doi:10.1007/s10617-008-9033-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10617-008-9033-z","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034719762","display_name":"Shobha Vasudevan","orcid":"https://orcid.org/0000-0002-6995-3219"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shobha Vasudevan","raw_affiliation_strings":["Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, 61801, USA","Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, USA 61801#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, 61801, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, USA 61801#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000931798","display_name":"Vinod Viswanath","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinod Viswanath","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corporation, , Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Austin, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["The Computer Engineering Research Center, University of Texas at Austin, Austin, TX, USA","The Computer Engineering Research Center, University of Texas at Austin, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Computer Engineering Research Center, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The Computer Engineering Research Center, University of Texas at Austin, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083200073","display_name":"Jiajin Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"JiaJin Tu","raw_affiliation_strings":["The Computer Engineering Research Center, University of Texas at Austin, Austin, TX, USA","The Computer Engineering Research Center, University of Texas at Austin, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Computer Engineering Research Center, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The Computer Engineering Research Center, University of Texas at Austin, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034719762"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.7865,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.74498042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"12","issue":"4","first_page":"377","last_page":"396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8079988360404968},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.7378676533699036},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.687128484249115},{"id":"https://openalex.org/keywords/logical-equivalence","display_name":"Logical equivalence","score":0.5452866554260254},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5018997192382812},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5006852149963379},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46724867820739746},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4632019102573395},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4395565688610077},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3996116518974304},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39590874314308167},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15047958493232727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1457417905330658},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12983062863349915},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09430617094039917},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.08797314763069153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8079988360404968},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.7378676533699036},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.687128484249115},{"id":"https://openalex.org/C70846408","wikidata":"https://www.wikidata.org/wiki/Q220433","display_name":"Logical equivalence","level":3,"score":0.5452866554260254},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5018997192382812},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5006852149963379},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46724867820739746},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4632019102573395},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4395565688610077},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3996116518974304},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39590874314308167},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15047958493232727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1457417905330658},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12983062863349915},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09430617094039917},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.08797314763069153}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10617-008-9033-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10617-008-9033-z","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.6385","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.6385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cerc.utexas.edu/~shobha/mcode_jver.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W96727551","https://openalex.org/W1493721853","https://openalex.org/W1509229256","https://openalex.org/W1523956936","https://openalex.org/W1536710422","https://openalex.org/W1903629970","https://openalex.org/W1973665222","https://openalex.org/W1991133427","https://openalex.org/W1997960810","https://openalex.org/W2001859357","https://openalex.org/W2002125840","https://openalex.org/W2066736792","https://openalex.org/W2074290998","https://openalex.org/W2088622131","https://openalex.org/W2102945171","https://openalex.org/W2105389779","https://openalex.org/W2123736383","https://openalex.org/W2137558955","https://openalex.org/W2142141919","https://openalex.org/W2150920965","https://openalex.org/W2151174323","https://openalex.org/W2159099907","https://openalex.org/W2161215542","https://openalex.org/W2171999426","https://openalex.org/W4230009915","https://openalex.org/W4234223684","https://openalex.org/W4255400352"],"related_works":["https://openalex.org/W2115941521","https://openalex.org/W2728756936","https://openalex.org/W4379403008","https://openalex.org/W4234223684","https://openalex.org/W309498622","https://openalex.org/W4232631025","https://openalex.org/W4293261765","https://openalex.org/W1583869287","https://openalex.org/W2365988016","https://openalex.org/W2117120663"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}