{"id":"https://openalex.org/W2010975211","doi":"https://doi.org/10.1007/s10617-008-9012-4","title":"SML-Sys: a functional framework with multiple models of computation for modeling heterogeneous system","display_name":"SML-Sys: a functional framework with multiple models of computation for modeling heterogeneous system","publication_year":2008,"publication_date":"2008-03-04","ids":{"openalex":"https://openalex.org/W2010975211","doi":"https://doi.org/10.1007/s10617-008-9012-4","mag":"2010975211"},"language":"en","primary_location":{"id":"doi:10.1007/s10617-008-9012-4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10617-008-9012-4","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052021148","display_name":"Deepak A. Mathaikutty","orcid":"https://orcid.org/0009-0004-3768-1337"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Deepak A. Mathaikutty","raw_affiliation_strings":["Microarchitecture Research Lab, Microprocessor Technology Lab, Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Lab, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Lab, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Lab, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074065388","display_name":"Hiren Patel","orcid":"https://orcid.org/0000-0003-2750-4471"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hiren D. Patel","raw_affiliation_strings":["Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Shukla","raw_affiliation_strings":["Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Center for Embedded Systems in Critical Applications (CESCA), Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden","[Dept. of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden]"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[Dept. of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052021148"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3190},"apc_paid":null,"fwci":1.3814,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83259047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"12","issue":"1-2","first_page":"1","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8655681610107422},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6377301812171936},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.6000299453735352},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5060221552848816},{"id":"https://openalex.org/keywords/scala","display_name":"Scala","score":0.4773578643798828},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.4427075684070587},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4022570550441742},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.39895400404930115},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.39599609375},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.38372474908828735},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.38260340690612793}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8655681610107422},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6377301812171936},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.6000299453735352},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5060221552848816},{"id":"https://openalex.org/C109701466","wikidata":"https://www.wikidata.org/wiki/Q460584","display_name":"Scala","level":3,"score":0.4773578643798828},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.4427075684070587},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4022570550441742},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.39895400404930115},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39599609375},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.38372474908828735},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.38260340690612793},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/s10617-008-9012-4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10617-008-9012-4","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.222.344","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.222.344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.imit.kth.se/%7Eaxel/papers/2008/DAES-Mathaikutty-SMLSys.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1500975741","https://openalex.org/W1503973138","https://openalex.org/W1541318173","https://openalex.org/W1542768242","https://openalex.org/W1546727036","https://openalex.org/W1559577056","https://openalex.org/W1567551938","https://openalex.org/W1582918519","https://openalex.org/W1591897221","https://openalex.org/W1597755753","https://openalex.org/W1608252846","https://openalex.org/W1608643563","https://openalex.org/W1829244603","https://openalex.org/W1858515406","https://openalex.org/W2049600101","https://openalex.org/W2074100014","https://openalex.org/W2079084746","https://openalex.org/W2082502123","https://openalex.org/W2089589666","https://openalex.org/W2093397547","https://openalex.org/W2095343326","https://openalex.org/W2100500718","https://openalex.org/W2110425399","https://openalex.org/W2111304450","https://openalex.org/W2116835855","https://openalex.org/W2119355229","https://openalex.org/W2125415493","https://openalex.org/W2127044011","https://openalex.org/W2127385030","https://openalex.org/W2128401479","https://openalex.org/W2160962052","https://openalex.org/W2279452900","https://openalex.org/W2798525073","https://openalex.org/W3021264843","https://openalex.org/W3137220996","https://openalex.org/W4211008702","https://openalex.org/W4236003310","https://openalex.org/W4250630467"],"related_works":["https://openalex.org/W4232952072","https://openalex.org/W3040669356","https://openalex.org/W4211064201","https://openalex.org/W2135428045","https://openalex.org/W2016176910","https://openalex.org/W2079291856","https://openalex.org/W1548583190","https://openalex.org/W3148142469","https://openalex.org/W2125436261","https://openalex.org/W2168814075"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}