{"id":"https://openalex.org/W2791970356","doi":"https://doi.org/10.1007/s10586-018-2552-x","title":"Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates","display_name":"Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates","publication_year":2018,"publication_date":"2018-03-26","ids":{"openalex":"https://openalex.org/W2791970356","doi":"https://doi.org/10.1007/s10586-018-2552-x","mag":"2791970356"},"language":"en","primary_location":{"id":"doi:10.1007/s10586-018-2552-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10586-018-2552-x","pdf_url":null,"source":{"id":"https://openalex.org/S106148199","display_name":"Cluster Computing","issn_l":"1386-7857","issn":["1386-7857","1573-7543"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Cluster Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112265848","display_name":"G. Naveen Balaji","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"G. Naveen Balaji","raw_affiliation_strings":["Department of ECE, SNS College of Technology, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, SNS College of Technology, Coimbatore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000060006","display_name":"S. Chenthur Pandian","orcid":"https://orcid.org/0000-0002-5940-0151"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Chenthur Pandian","raw_affiliation_strings":["Department of EEE, SNS College of Technology, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, SNS College of Technology, Coimbatore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112265848"],"corresponding_institution_ids":[],"apc_list":{"value":2190,"currency":"EUR","value_usd":2790},"apc_paid":null,"fwci":2.1371,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88124639,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"22","issue":"S6","first_page":"15231","last_page":"15244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8168331384658813},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7241035103797913},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6706954836845398},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5503933429718018},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5340332984924316},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4998176097869873},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.49973487854003906},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49507632851600647},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4931742548942566},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4635179936885834},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4621385633945465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4562564492225647},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44472160935401917},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4102261960506439},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3448036015033722},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.27784866094589233},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.250380277633667},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21736639738082886},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1492096483707428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10376918315887451}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8168331384658813},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7241035103797913},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6706954836845398},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5503933429718018},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5340332984924316},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4998176097869873},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.49973487854003906},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49507632851600647},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4931742548942566},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4635179936885834},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4621385633945465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4562564492225647},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44472160935401917},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4102261960506439},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3448036015033722},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27784866094589233},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.250380277633667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21736639738082886},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1492096483707428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10376918315887451},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10586-018-2552-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10586-018-2552-x","pdf_url":null,"source":{"id":"https://openalex.org/S106148199","display_name":"Cluster Computing","issn_l":"1386-7857","issn":["1386-7857","1573-7543"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Cluster Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W144586353","https://openalex.org/W1540427222","https://openalex.org/W1545256290","https://openalex.org/W1612128692","https://openalex.org/W1942759344","https://openalex.org/W2030106932","https://openalex.org/W2034294653","https://openalex.org/W2108471909","https://openalex.org/W2114980975","https://openalex.org/W2119691242","https://openalex.org/W2123535960","https://openalex.org/W2148244401","https://openalex.org/W2154421641","https://openalex.org/W2168572717","https://openalex.org/W2171003579","https://openalex.org/W2187299126"],"related_works":["https://openalex.org/W3088373974","https://openalex.org/W2408214455","https://openalex.org/W2620614665","https://openalex.org/W1988614986","https://openalex.org/W1601561068","https://openalex.org/W2801332551","https://openalex.org/W1593657804","https://openalex.org/W2992024382","https://openalex.org/W2533392450","https://openalex.org/W2791970356"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}