{"id":"https://openalex.org/W3010062978","doi":"https://doi.org/10.1007/s10015-020-00593-8","title":"An integrated machine code monitor for a RISC-V processor on an FPGA","display_name":"An integrated machine code monitor for a RISC-V processor on an FPGA","publication_year":2020,"publication_date":"2020-03-09","ids":{"openalex":"https://openalex.org/W3010062978","doi":"https://doi.org/10.1007/s10015-020-00593-8","mag":"3010062978"},"language":"en","primary_location":{"id":"doi:10.1007/s10015-020-00593-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10015-020-00593-8","pdf_url":null,"source":{"id":"https://openalex.org/S104439334","display_name":"Artificial Life and Robotics","issn_l":"1433-5298","issn":["1433-5298","1614-7456"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Artificial Life and Robotics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109383222","display_name":"Hiroaki Kaneko","orcid":null},"institutions":[{"id":"https://openalex.org/I165522056","display_name":"Tokyo Denki University","ror":"https://ror.org/01pa62v70","country_code":"JP","type":"education","lineage":["https://openalex.org/I165522056"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroaki Kaneko","raw_affiliation_strings":["Tokyo Denki University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Denki University, Tokyo, Japan","institution_ids":["https://openalex.org/I165522056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034953117","display_name":"Akinori Kanasugi","orcid":null},"institutions":[{"id":"https://openalex.org/I165522056","display_name":"Tokyo Denki University","ror":"https://ror.org/01pa62v70","country_code":"JP","type":"education","lineage":["https://openalex.org/I165522056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akinori Kanasugi","raw_affiliation_strings":["Tokyo Denki University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Denki University, Tokyo, Japan","institution_ids":["https://openalex.org/I165522056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109383222"],"corresponding_institution_ids":["https://openalex.org/I165522056"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03135889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":"3","first_page":"427","last_page":"433"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8441396951675415},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8267021179199219},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.7485299110412598},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6375911235809326},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6246708035469055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5602462887763977},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.537290096282959},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5063103437423706},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48270750045776367},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.45267605781555176},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44627389311790466},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4224797487258911},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41939225792884827},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.33108237385749817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1830563247203827},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.16259142756462097},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08588820695877075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8441396951675415},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8267021179199219},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.7485299110412598},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6375911235809326},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6246708035469055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5602462887763977},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.537290096282959},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5063103437423706},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48270750045776367},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.45267605781555176},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44627389311790466},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4224797487258911},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41939225792884827},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.33108237385749817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1830563247203827},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.16259142756462097},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08588820695877075},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10015-020-00593-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10015-020-00593-8","pdf_url":null,"source":{"id":"https://openalex.org/S104439334","display_name":"Artificial Life and Robotics","issn_l":"1433-5298","issn":["1433-5298","1614-7456"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Artificial Life and Robotics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2760490693","https://openalex.org/W2925161445","https://openalex.org/W2963255460"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2982642548","https://openalex.org/W4367172762","https://openalex.org/W4387540511","https://openalex.org/W182515070","https://openalex.org/W2036206036","https://openalex.org/W3116750762","https://openalex.org/W2534569838","https://openalex.org/W1565757145","https://openalex.org/W2803766830"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}