{"id":"https://openalex.org/W2087702998","doi":"https://doi.org/10.1007/s10009-002-0087-0","title":"A framework for superscalar microprocessor correctness statements","display_name":"A framework for superscalar microprocessor correctness statements","publication_year":2003,"publication_date":"2003-05-01","ids":{"openalex":"https://openalex.org/W2087702998","doi":"https://doi.org/10.1007/s10009-002-0087-0","mag":"2087702998"},"language":"en","primary_location":{"id":"doi:10.1007/s10009-002-0087-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10009-002-0087-0","pdf_url":null,"source":{"id":"https://openalex.org/S122567160","display_name":"International Journal on Software Tools for Technology Transfer","issn_l":"1433-2779","issn":["1433-2779","1433-2787"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal on Software Tools for Technology Transfer (STTT)","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030448834","display_name":"Mark D. Aagaard","orcid":"https://orcid.org/0000-0002-7331-3177"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Mark D. Aagaard","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada E-mail: m.aagaard@ece.uwaterloo.ca, , CA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada E-mail: m.aagaard@ece.uwaterloo.ca, , CA","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112528389","display_name":"Byron Cook","orcid":null},"institutions":[{"id":"https://openalex.org/I71578702","display_name":"University of Portland","ror":"https://ror.org/01q6pmm96","country_code":"US","type":"education","lineage":["https://openalex.org/I71578702"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Byron Cook","raw_affiliation_strings":["Prover Technology, Portland, Ore., USA;","Prover Technology, Portland, Ore., USA; E-mail: byron@prover.com, , US"],"affiliations":[{"raw_affiliation_string":"Prover Technology, Portland, Ore., USA;","institution_ids":["https://openalex.org/I71578702"]},{"raw_affiliation_string":"Prover Technology, Portland, Ore., USA; E-mail: byron@prover.com, , US","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003038141","display_name":"Nancy A. Day","orcid":"https://orcid.org/0000-0002-1422-692X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nancy A. Day","raw_affiliation_strings":["Computer Science, University of Waterloo, Waterloo, Ontario, Canada;","Computer Science, University of Waterloo, Waterloo, Ontario, Canada; E-mail: nday@cs.uwaterloo.ca, , CA"],"affiliations":[{"raw_affiliation_string":"Computer Science, University of Waterloo, Waterloo, Ontario, Canada;","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Computer Science, University of Waterloo, Waterloo, Ontario, Canada; E-mail: nday@cs.uwaterloo.ca, , CA","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090450416","display_name":"Robert B. Jones","orcid":"https://orcid.org/0000-0003-2021-8907"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert B. Jones","raw_affiliation_strings":["Strategic CAD Labs, Intel Corporation, Hillsboro, Ore., USA;","Strategic CAD Labs, Intel Corporation, Hillsboro, Ore., USA; E-mail: rjones@ichips.intel.com, US"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel Corporation, Hillsboro, Ore., USA;","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Labs, Intel Corporation, Hillsboro, Ore., USA; E-mail: rjones@ichips.intel.com, US","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030448834"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":4.615,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.94840248,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"3","first_page":"298","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.9112663269042969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.885860800743103},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.695122241973877},{"id":"https://openalex.org/keywords/theory-of-computation","display_name":"Theory of computation","score":0.6084381937980652},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5658369660377502},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.552931547164917},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5292032957077026},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4850098788738251},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4692886769771576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44351428747177124},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.42557328939437866},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.41862452030181885},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.414957195520401},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36769944429397583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2841368317604065},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17282062768936157},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06995955109596252}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.9112663269042969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.885860800743103},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.695122241973877},{"id":"https://openalex.org/C24858836","wikidata":"https://www.wikidata.org/wiki/Q844718","display_name":"Theory of computation","level":2,"score":0.6084381937980652},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5658369660377502},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.552931547164917},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5292032957077026},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4850098788738251},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4692886769771576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44351428747177124},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.42557328939437866},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41862452030181885},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.414957195520401},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36769944429397583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2841368317604065},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17282062768936157},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06995955109596252}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s10009-002-0087-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s10009-002-0087-0","pdf_url":null,"source":{"id":"https://openalex.org/S122567160","display_name":"International Journal on Software Tools for Technology Transfer","issn_l":"1433-2779","issn":["1433-2779","1433-2787"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal on Software Tools for Technology Transfer (STTT)","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309370","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W98686289","https://openalex.org/W153129976","https://openalex.org/W1487984273","https://openalex.org/W1488659932","https://openalex.org/W1489215519","https://openalex.org/W1500286044","https://openalex.org/W1515542122","https://openalex.org/W1547013612","https://openalex.org/W1574967808","https://openalex.org/W1587760896","https://openalex.org/W1588758388","https://openalex.org/W1680001562","https://openalex.org/W1723420087","https://openalex.org/W1741528175","https://openalex.org/W1751589996","https://openalex.org/W1753021227","https://openalex.org/W1782705083","https://openalex.org/W1808035063","https://openalex.org/W1825928398","https://openalex.org/W1860410757","https://openalex.org/W1954168844","https://openalex.org/W1959350751","https://openalex.org/W1973456473","https://openalex.org/W1975427082","https://openalex.org/W2006120207","https://openalex.org/W2011889923","https://openalex.org/W2026275875","https://openalex.org/W2028574725","https://openalex.org/W2095572512","https://openalex.org/W2110011370","https://openalex.org/W2129568741","https://openalex.org/W2132055325","https://openalex.org/W2132107743","https://openalex.org/W2145716688","https://openalex.org/W2162844904","https://openalex.org/W2185715623","https://openalex.org/W2535164759"],"related_works":["https://openalex.org/W2545964721","https://openalex.org/W2500040382","https://openalex.org/W1592369401","https://openalex.org/W4251041146","https://openalex.org/W2145142669","https://openalex.org/W2126785787","https://openalex.org/W2562747857","https://openalex.org/W2544179681","https://openalex.org/W2141988765","https://openalex.org/W74994880"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}