{"id":"https://openalex.org/W2073567346","doi":"https://doi.org/10.1007/s005000050087","title":"The efficiency of neuron-MOS transistors in threshold logic","display_name":"The efficiency of neuron-MOS transistors in threshold logic","publication_year":1999,"publication_date":"1999-06-01","ids":{"openalex":"https://openalex.org/W2073567346","doi":"https://doi.org/10.1007/s005000050087","mag":"2073567346"},"language":"en","primary_location":{"id":"doi:10.1007/s005000050087","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s005000050087","pdf_url":null,"source":{"id":"https://openalex.org/S65753830","display_name":"Soft Computing","issn_l":"1432-7643","issn":["1432-7643","1433-7479"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Soft Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041527185","display_name":"R. Lashevsky","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"R. Lashevsky","raw_affiliation_strings":["Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018721833","display_name":"K. Takaara","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Takaara","raw_affiliation_strings":["Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060782904","display_name":"M. Souma","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Souma","raw_affiliation_strings":["Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , , , , , JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, JP","institution_ids":["https://openalex.org/I141591182"]},{"raw_affiliation_string":"Logic Design Laboratory, The University of Aizu 965-8580 Japan, , JP","institution_ids":["https://openalex.org/I141591182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141591182"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.5208,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75973143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":"1","first_page":"20","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.972000002861023,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9659000039100647,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6255853176116943},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5579029321670532},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5479670166969299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5152921676635742},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49566328525543213},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4788065552711487},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.46791961789131165},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4525323808193207},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.44179999828338623},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4388943910598755},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4163588285446167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40941888093948364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30707812309265137},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24948975443840027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1941327154636383},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14862114191055298},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12559133768081665},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07927143573760986}],"concepts":[{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6255853176116943},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5579029321670532},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5479670166969299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5152921676635742},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49566328525543213},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4788065552711487},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.46791961789131165},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4525323808193207},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.44179999828338623},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4388943910598755},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4163588285446167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40941888093948364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30707812309265137},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24948975443840027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1941327154636383},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14862114191055298},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12559133768081665},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07927143573760986},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s005000050087","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s005000050087","pdf_url":null,"source":{"id":"https://openalex.org/S65753830","display_name":"Soft Computing","issn_l":"1432-7643","issn":["1432-7643","1433-7479"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Soft Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1566416706","https://openalex.org/W1970116248","https://openalex.org/W1983051814","https://openalex.org/W1998594322","https://openalex.org/W2008047718"],"related_works":["https://openalex.org/W2518599577","https://openalex.org/W24644591","https://openalex.org/W4320728819","https://openalex.org/W1976462052","https://openalex.org/W2791832526","https://openalex.org/W2290310756","https://openalex.org/W4212898802","https://openalex.org/W1017999001","https://openalex.org/W1847991147","https://openalex.org/W2069653216"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}