{"id":"https://openalex.org/W7128431140","doi":"https://doi.org/10.1007/s00034-025-03481-3","title":"A Dynamic Nonlinear Mismatch Correction Method for TIADC Based on GRU Network","display_name":"A Dynamic Nonlinear Mismatch Correction Method for TIADC Based on GRU Network","publication_year":2026,"publication_date":"2026-02-09","ids":{"openalex":"https://openalex.org/W7128431140","doi":"https://doi.org/10.1007/s00034-025-03481-3"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-025-03481-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03481-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5125433577","display_name":"Zhichao Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhichao Wang","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":"https://orcid.org/0009-0008-8573-2855","affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125465632","display_name":"Cheng Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cheng Liu","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125462983","display_name":"Yizhen Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yizhen Xu","raw_affiliation_strings":["School of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications, Nanjing, 210023, Jiangsu Province, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications, Nanjing, 210023, Jiangsu Province, China","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072203660","display_name":"Jiawei Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Deng","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053901173","display_name":"Hanchong Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanchong Wei","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125448821","display_name":"Dian Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dian Sun","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060435182","display_name":"Xiangdong Luo","orcid":"https://orcid.org/0000-0002-1271-7450"},"institutions":[{"id":"https://openalex.org/I199305430","display_name":"Nantong University","ror":"https://ror.org/02afcvw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I199305430"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiangdong Luo","raw_affiliation_strings":["School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China"],"raw_orcid":"https://orcid.org/0000-0002-1271-7450","affiliations":[{"raw_affiliation_string":"School of Microelectronics and Integrated Circuits (Jiangsu Key Laboratory of Semi. Dev. & IC Design, Package and Test), Nantong University, Nantong, Jiangsu, China","institution_ids":["https://openalex.org/I199305430"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060435182"],"corresponding_institution_ids":["https://openalex.org/I199305430"],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08735157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"8","first_page":"6114","last_page":"6132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6915000081062317,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6915000081062317,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.10639999806880951,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12300","display_name":"Advanced Electrical Measurement Techniques","score":0.10040000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8255000114440918},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.7218999862670898},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7181000113487244},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5985000133514404},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5406000018119812},{"id":"https://openalex.org/keywords/nonlinear-distortion","display_name":"Nonlinear distortion","score":0.5034999847412109},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.4869999885559082},{"id":"https://openalex.org/keywords/sine","display_name":"Sine","score":0.4408999979496002}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8255000114440918},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.7218999862670898},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7181000113487244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6190000176429749},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5985000133514404},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5406000018119812},{"id":"https://openalex.org/C173413354","wikidata":"https://www.wikidata.org/wiki/Q7049470","display_name":"Nonlinear distortion","level":4,"score":0.5034999847412109},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4869999885559082},{"id":"https://openalex.org/C186661526","wikidata":"https://www.wikidata.org/wiki/Q13647261","display_name":"Sine","level":2,"score":0.4408999979496002},{"id":"https://openalex.org/C66907618","wikidata":"https://www.wikidata.org/wiki/Q207527","display_name":"Sine wave","level":3,"score":0.3968999981880188},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3882000148296356},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.38510000705718994},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.322299987077713},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.29739999771118164},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.289900004863739},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.27219998836517334},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.2574999928474426},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.25450000166893005},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-025-03481-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03481-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1995161483","https://openalex.org/W2006942605","https://openalex.org/W2170331687","https://openalex.org/W2895977457","https://openalex.org/W2921220370","https://openalex.org/W2944857849","https://openalex.org/W3086116313","https://openalex.org/W3105107451","https://openalex.org/W3116358041","https://openalex.org/W3121203924","https://openalex.org/W3132043671","https://openalex.org/W3138802174","https://openalex.org/W3214191067","https://openalex.org/W4226265545","https://openalex.org/W4285248728","https://openalex.org/W4285507481","https://openalex.org/W4292347922","https://openalex.org/W4312941160","https://openalex.org/W4318953224","https://openalex.org/W4380244235","https://openalex.org/W4389724585","https://openalex.org/W4390357528","https://openalex.org/W4400594730","https://openalex.org/W4401043797"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2026-02-10T00:00:00"}