{"id":"https://openalex.org/W4416108294","doi":"https://doi.org/10.1007/s00034-025-03387-0","title":"Approximate Vedic Multiplier Based Digital Filter Architecture for Portable Biomedical Signal Acquisition","display_name":"Approximate Vedic Multiplier Based Digital Filter Architecture for Portable Biomedical Signal Acquisition","publication_year":2025,"publication_date":"2025-11-11","ids":{"openalex":"https://openalex.org/W4416108294","doi":"https://doi.org/10.1007/s00034-025-03387-0"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-025-03387-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03387-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054530806","display_name":"Sudhanshu Janwadkar","orcid":"https://orcid.org/0000-0001-7793-5822"},"institutions":[{"id":"https://openalex.org/I165831266","display_name":"Nirma University","ror":"https://ror.org/05qkq7x38","country_code":"IN","type":"education","lineage":["https://openalex.org/I165831266"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudhanshu Janwadkar","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","Department of Electronics and Communication, Institute of Technology, Nirma University, Ahmedabad, India"],"raw_orcid":"https://orcid.org/0000-0001-7793-5822","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Electronics and Communication, Institute of Technology, Nirma University, Ahmedabad, India","institution_ids":["https://openalex.org/I165831266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089756742","display_name":"Rasika Dhavse","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rasika Dhavse","raw_affiliation_strings":["Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054530806"],"corresponding_institution_ids":["https://openalex.org/I165831266","https://openalex.org/I42014448"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31472292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"1","first_page":"664","last_page":"702"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9585999846458435,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9585999846458435,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.012400000356137753,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.004600000102072954,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6782000064849854},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6008999943733215},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5893999934196472},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5730999708175659},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.506600022315979},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.492900013923645},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4584999978542328},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4440000057220459},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.43070000410079956},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42480000853538513}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917999982833862},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6782000064849854},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6008999943733215},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5893999934196472},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5730999708175659},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5263000130653381},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.506600022315979},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.492900013923645},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4584999978542328},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4440000057220459},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.43070000410079956},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4277999997138977},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42480000853538513},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.38960000872612},{"id":"https://openalex.org/C141159389","wikidata":"https://www.wikidata.org/wiki/Q17020444","display_name":"Half-band filter","level":5,"score":0.38280001282691956},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.367000013589859},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.35749998688697815},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.35580000281333923},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3517000079154968},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.3456999957561493},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.34200000762939453},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3343999981880188},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3197999894618988},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.30329999327659607},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.30230000615119934},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29339998960494995},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.28279998898506165},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2809999883174896},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2773999869823456},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2759000062942505},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.27459999918937683},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.2728999853134155},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.27230000495910645},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.2680000066757202},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.26759999990463257},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25679999589920044}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-025-03387-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03387-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5707712049","display_name":null,"funder_award_id":"SMDP-C2SD","funder_id":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology"}],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":73,"referenced_works":["https://openalex.org/W1496057122","https://openalex.org/W1892542784","https://openalex.org/W1969653665","https://openalex.org/W2005865544","https://openalex.org/W2022329360","https://openalex.org/W2032692571","https://openalex.org/W2054294508","https://openalex.org/W2057162062","https://openalex.org/W2061021648","https://openalex.org/W2078174563","https://openalex.org/W2081691741","https://openalex.org/W2095409369","https://openalex.org/W2106484393","https://openalex.org/W2124651102","https://openalex.org/W2135089667","https://openalex.org/W2150100620","https://openalex.org/W2320494322","https://openalex.org/W2481254472","https://openalex.org/W2485664619","https://openalex.org/W2485842390","https://openalex.org/W2496217740","https://openalex.org/W2544197537","https://openalex.org/W2559460803","https://openalex.org/W2578985517","https://openalex.org/W2579900540","https://openalex.org/W2588191434","https://openalex.org/W2611835038","https://openalex.org/W2765116809","https://openalex.org/W2790931684","https://openalex.org/W2791450091","https://openalex.org/W2792998903","https://openalex.org/W2794633165","https://openalex.org/W2836333270","https://openalex.org/W2896661573","https://openalex.org/W2909448543","https://openalex.org/W2912169526","https://openalex.org/W2938068983","https://openalex.org/W2943631873","https://openalex.org/W2948452535","https://openalex.org/W2969218896","https://openalex.org/W2969929665","https://openalex.org/W2971056028","https://openalex.org/W2981849868","https://openalex.org/W2985336152","https://openalex.org/W2988107860","https://openalex.org/W2996860217","https://openalex.org/W3002908553","https://openalex.org/W3007867895","https://openalex.org/W3012268382","https://openalex.org/W3021587158","https://openalex.org/W3025387943","https://openalex.org/W3044691151","https://openalex.org/W3086404368","https://openalex.org/W3106865607","https://openalex.org/W3117724462","https://openalex.org/W3128794652","https://openalex.org/W3188737243","https://openalex.org/W3200638953","https://openalex.org/W3215119796","https://openalex.org/W4200343263","https://openalex.org/W4205713985","https://openalex.org/W4206171319","https://openalex.org/W4234974086","https://openalex.org/W4280647453","https://openalex.org/W4306818531","https://openalex.org/W4313501321","https://openalex.org/W4362450872","https://openalex.org/W4380151946","https://openalex.org/W4388511455","https://openalex.org/W4392209634","https://openalex.org/W4399669300","https://openalex.org/W4402942690","https://openalex.org/W4403426437"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-02-03T23:48:18.283914","created_date":"2025-11-11T00:00:00"}